



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Door actuator driver

Features

- One full bridge for 6 A load ($R_{on} = 150 \text{ m}\Omega$)
- Two half bridges for 3 A load ($R_{on} = 300 \text{ m}\Omega$)
- Two half bridges for 0.75 A load ($R_{on} = 1600 \text{ m}\Omega$)
- One highside driver for 6 A load ($R_{on} = 90 \text{ m}\Omega$)
- Two configurable highside drivers for up to 1.5 A load ($R_{on} = 500 \text{ m}\Omega$) or 0.4 A ($R_{on} = 1800 \text{ m}\Omega$)
- Two highside drivers for 0.5 A load ($R_{on} = 1600 \text{ m}\Omega$)
- Programmable softstart function to drive loads with higher inrush currents as current limitation value
- Very low current consumption in standby mode ($I_S < 6 \mu\text{A}$ typ; $T_j \leq 85^\circ\text{C}$; $I_{CC} < 5 \mu\text{A}$ typ; $T_j \leq 85^\circ\text{C}$)
- Current monitor output for all highside drivers
- Device contains temperature warning and protection
- Openload detection for all outputs
- Over-current protection for all outputs
- Separated half bridges for door lock motor
- PWM control of all outputs
- Charge pump output for reverse polarity protection
- STM standard serial peripheral interface (ST-SPI 3.0)
- Control block for electrochromic element



Applications

- Door actuator driver with 6 bridges for double door lock control, mirror fold and mirror axis control, highside driver for mirror defroster, bulbs and LEDs (replacement for L9950). Control block with external MOS transistor for charging / discharging of electrochromic glass.

Description

The L99DZ70XP is a microcontroller driven multifunctional door actuator driver for automotive applications. Up to five DC motors and five grounded resistive loads can be driven with six half bridges and five highside drivers. An electrochromic mirror glass can be controlled using the integrated SPI-driven module in conjunction with an external MOS transistor. The integrated SPI controls all operating modes (forward, reverse, brake and high impedance). Also all diagnostic information is available via SPI read.

Table 1. Device summary

Package	Order codes	
	Tube	Tape and reel
PowerSSO-36	L99DZ70XP	L99DZ70XPTR

Contents

1	Block diagram and pin description	6
2	Electrical specifications	10
2.1	Absolute maximum ratings	10
2.2	ESD protection	10
2.3	Thermal data	11
2.4	Electrical characteristics	11
2.4.1	Outputs OUT1 - OUT11, ECV	13
2.5	SPI - Electrical characteristics	18
3	Application information	24
3.1	Dual power supply: VS and VCC	24
3.2	Wake up and active mode / standby mode	24
3.3	Charge pump	24
3.4	Diagnostic functions	24
3.5	Oversupply and undervoltage detection at Vs	25
3.6	Oversupply and undervoltage detection at Vcc	25
3.7	Temperature warning and thermal shutdown	25
3.8	Inductive loads	25
3.9	Open load detection	26
3.10	Over-load detection	26
3.11	Current monitor	26
3.12	PWM inputs	26
3.13	Cross-current protection	27
3.14	Programmable soft-start function to drive loads with higher inrush current	27
3.15	Controller for electrochromic glass	28
4	Functional description of the SPI	29
4.1	General description	29
4.1.1	Chip Select Not (CSN)	29
4.1.2	Serial Data In (DI)	29

4.1.3	Serial Clock (CLK)	29
4.1.4	Serial Data Out (DO)	29
4.1.5	SPI communication flow	30
4.2	Command byte	31
4.2.1	Operation code definition	31
4.3	Global status byte	32
4.4	Address mapping	33
5	SPI - control and status registers	34
5.1	Control register 0	34
5.2	Control register 1	35
5.3	Control register 2	36
5.4	Control register 3	37
5.5	Status register 0	38
5.6	Status register 1	39
5.7	Status register 2	40
5.8	Configuration register	41
6	Packages thermal data	42
7	Package and packing information	43
7.1	ECOPACK® packages	43
7.2	PowerSSO-36 package information	43
7.3	PowerSSO-36 packing information	45
8	Revision history	46

List of tables

Table 1.	Device summary	1
Table 2.	Pin definition and functions	6
Table 3.	Absolute maximum ratings	10
Table 4.	ESD protection	10
Table 5.	Operating junction temperature	11
Table 6.	Temperature warning and thermal shutdown	11
Table 7.	Supply	11
Table 8.	Overshoot and under voltage detection	12
Table 9.	Current monitor output CM / PWM 2	12
Table 10.	Charge pump output CP	13
Table 11.	On-resistance and switching times	13
Table 12.	Current monitoring	16
Table 13.	Electrochrome control	17
Table 14.	Delay time from standby to active mode	19
Table 15.	Inputs: CSN, CLK, PWM1/2 and DI	19
Table 16.	SDI timing	19
Table 17.	DO	20
Table 18.	DO timing	20
Table 19.	CSN timing	21
Table 20.	SPI frame	31
Table 21.	Operation code definition	31
Table 22.	Global status byte	32
Table 23.	RAM memory map	33
Table 24.	ROM memory map	33
Table 25.	Control register 0 (read/write)	34
Table 26.	Control register 1 (read/write)	35
Table 27.	Control register 2 (read/write)	36
Table 28.	Control register 3 (read/write)	37
Table 29.	Status register 0 (read)	38
Table 30.	Status register 1 (read)	39
Table 31.	Status register 2 (read)	40
Table 32.	Configuration register (read/write)	41
Table 33.	PowerSSO-36 mechanical data	44
Table 34.	Document revision history	46

List of figures

Figure 1.	Block diagram	6
Figure 2.	Configuration diagram (top view)	9
Figure 3.	Electrochrome control block diagram	18
Figure 4.	SPI - Transfer timing diagram	21
Figure 5.	SPI - Input timing	21
Figure 6.	SPI - DO valid data delay time and valid time	22
Figure 7.	SPI - DO enable and disable time	22
Figure 8.	SPI - driver turn on/off timing, minimum CSN HI time	23
Figure 9.	Example of programmable soft-start function for inductive loads	27
Figure 10.	Write and read SPI	30
Figure 11.	Global error flag definition	33
Figure 12.	Packages thermal data	42
Figure 13.	PowerSSO-36 package dimensions	43
Figure 14.	PowerSSO-36 tube shipment (no suffix)	45
Figure 15.	PowerSSO-36 tape and reel shipment (suffix "TR")	45

1 Block diagram and pin description

Figure 1. Block diagram




Table 2. Pin definition and functions


Pin	Symbol	Function
1, 18, 19, 36	GND	Ground: reference potential. <i>Important:</i> For the capability of driving the full current at the outputs all pins of GND must be externally connected!
2, 35	OUT11	Highside driver output 11. The output is built by a highside switch and is intended for resistive loads, therefore the internal reverse diode from GND to the output is missing. For ESD reason a diode to GND is present, but the energy which can be dissipated is limited. The highside driver is a power DMOS transistor with an internal parasitic reverse diode from the output to VS (bulk-drain-diode). The output is over-current protected. <i>Important:</i> for the capability of driving the full current at the outputs both pins of OUT11 must be externally connected!

Table 2. Pin definition and functions (continued)

Pin	Symbol	Function
3 4 5	OUT1, OUT2, OUT3	Halfbridge outputs 1,2,3. The output is built by a highside and a lowside switch, which are internally connected. The output stage of both switches is a power DMOS transistor. Each driver has an internal parasitic reverse diode (bulk-drain-diode: highside driver from output to VS, lowside driver from GND to output). This output is over-current protected.
6, 7, 14, 15, 23, 24, 28, 29	V _S	Power supply voltage (external reverse protection required). For this input a ceramic capacitor as close as possible to GND is recommended. <i>Important:</i> For the capability of driving the full current at the outputs all pins of VS must be externally connected!
8	DI	Serial data input. The input requires CMOS logic levels and receives serial data from the microcontroller. The data is a 24 bit control word and the most significant bit (MSB, bit 23) is transferred first.
9	CM/ PWM2	Current monitor output/PWM2 input. Depending on the selected multiplexer bits of the control register this output sources an image of the instant current through the corresponding highside driver with a ratio of 1/10.000 or 1/2000. This pin is bidirectional. The microcontroller can overdrive the current monitor signal to provide a second PWM input for the outputs OUT5, OUT8 and OUT10.
10	CSN	Chip Select Not input / Testmode. This input is low active and requires CMOS logic levels. The serial data transfer between L99DZ70 and the microcontroller is enabled by pulling the input CSN to low level.
11	DO	Serial data output. The diagnosis data is available via the SPI and this tristate-output. The output will remain in tristate, if the chip is not selected by the input CSN (CSN = high)
12	VCC	Supply voltage. For this input a ceramic capacitor as close as possible to GND is recommended.
13	CLK	Serial clock input. This input controls the internal shift register of the SPI and requires CMOS logic levels.
16,17 20,21 22	OUT4, OUT5, OUT6	Halfbridge outputs 4,5,6: see OUT1 (pin 3). <i>Important:</i> For the capability of driving the full current at the outputs both pins of OUT4 (OUT5, respectively) must be externally connected!
25	ECDR	Electrochromic driver output. If the electrochrome mode is selected this pin is used to control the gate of an external MOSFET, otherwise it remains in high-impedance state. <i>Note:</i> It is possible to connect the pin to VS as in L9950/53/54 applications, as long as the electrochome mode is not enabled via SPI.
26	CP	Charge pump output. This output is provided to drive the gate of an external n-channel power MOS used for reverse polarity protection (see Figure 1.).

Table 2. Pin definition and functions (continued)

Pin	Symbol	Function
27	PWM1	PWM1 input. This input signal can be used to control the drivers OUT1-4, OUT6-7, OUT9 and OUT11 and ECV by an external PWM signal.
30 31	OUT7, OUT8,	Highside driver outputs 7,8: see OUT9. By selection of one of the 2 power DMOS at same output is it possible to supply a bulb with low on-resistance or a LED with higher on-resistance in a different application.
32	ECV	Electrochrome voltage input and lowside driver output. This input senses voltage in electrochrome mode for charge monitoring. The lowside switch provides a fast discharge of electrochromic mirror and can be used 'stand alone' as lowside switch beside electrochromic mode.
33	OUT9	Highside driver output 9. The output is built by a highside switch and is intended for resistive loads, hence the internal reverse diode from GND to the output is missing. For ESD reason a diode to GND is present but the energy which can be dissipated is limited. The highside driver is a power DMOS transistor with an internal parasitic reverse diode from the output to VS (bulk-drain-diode). The output is over-current and open load protected.
34	OUT10	Highside driver output 10: see OUT9. <i>Important:</i> beside the bit10 in control register 1 this output can be switched on setting bit1 for electrochromic control mode with higher priority.

Figure 2. Configuration diagram (top view)

Note: All pins with the same name must be externally connected.

2 Electrical specifications

2.1 Absolute maximum ratings

Stressing the device above the rating listed in the “Absolute maximum ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality document.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_S	DC supply voltage	-0.3...28	V
	Single pulse $t_{max} < 400$ ms	40	V
V_{CC}	Stabilized supply voltage, logic supply	-0.3 to 5.5	V
$V_{DI}, V_{DO}, V_{CLK}, V_{CSN}, V_{PWM}$	Digital input / output voltage	-0.3 to $V_{CC} + 0.3$	V
V_{CM}	Current monitor output	-0.3 to $V_{CC} + 0.3$	V
V_{CP}	Charge pump output	-25 .. $V_S + 11$	V
$V_{OUTn}, ECDR, ECV$	Static output voltage (n= 1 to 11)	-0.3 to $V_S + 0.3$	V
$I_{OUT,2,3,9,10, ECV}$	Output current	± 1.25	A
$I_{OUT1,6,7,8,}$	Output current	± 5	A
$I_{OUT4,5,11}$	Output current	± 10	A

2.2 ESD protection

Table 4. ESD protection

Parameter	Value	Unit
All pins	$\pm 2^{(1)}$	kV
Output pins: OUT1 - OUT6, ECV	$\pm 4^{(2)}$	kV

1. HBM according to MIL 883C, Method 3015.7 or EIA/JESD22-A114-A.

2. HBM with all unzapped pins grounded.

2.3 Thermal data

Table 5. Operating junction temperature

Symbol	Parameter	Value	Unit
T_j	Operating junction temperature	-40 to 150	°C

Table 6. Temperature warning and thermal shutdown

Symbol	Parameter	Min.	Typ.	Max.	Unit
$T_{jTW\ ON}$	Temperature warning threshold junction temperature	T_j	130	150	°C
$T_{jSD\ ON}$	Thermal shutdown threshold junction temperature	T_j increasing		170	°C
$T_{jSD\ OFF}$	Thermal shutdown threshold junction temperature	T_j decreasing	150		°C
$T_{jSD\ HYS}$	Thermal shutdown hysteresis		5		°K

2.4 Electrical characteristics

$V_S = 8$ to 16 V, $V_{CC} = 4.5$ to 5.3 V, $T_j = -40$ to 150 °C, unless otherwise specified.

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin.

Table 7. Supply

Item	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
7.1	V_S	Operating voltage range		7		28	V
7.2	I_S	V_S DC supply current	$V_S = 16$ V, $V_{CC} = 5.3$ V active mode OUT1 - OUT11, ECV, ECDR floating		7	20	mA
7.3		V_S quiescent supply current	$V_S = 16$ V, $V_{CC} = 0$ V standby mode OUT1 - OUT11, ECV, ECDR floating $T_{test} = -40$ °C, 25 °C		4	12	μA
7.4 ⁽¹⁾			$T_{test} = 85$ °C		6	25	

Table 7. Supply (continued)

Item	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
7.5	I_{CC}	V_{CC} DC supply current	$V_S = 16 \text{ V}$, $V_{CC} = 5.3 \text{ V}$ $CSN = V_{CC}$, active mode OUT1 - OUT11, ECV, ECDR floating		1	3	mA
7.6 ⁽²⁾		V_{CC} quiescent supply current	$V_S = 16 \text{ V}$, $V_{CC} = 5.3 \text{ V}$ $CSN = V_{CC}$ standby mode OUT1 - OUT11, ECV, ECDR floating $T_{test} = -40^\circ\text{C}, 25^\circ\text{C}$		3	6	μA
7.7 ⁽¹⁾			$T_{test} = 85^\circ\text{C}$		5	10	

1. This parameter is guaranteed by design.

2. CM/ PWM 2 = V_{CC} or 0 V.**Table 8. Overvoltage and under voltage detection**

Item	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
8.1	$V_{SUV \text{ on}}$	V_S UV-threshold voltage	V_S increasing	5.6		7.2	V
8.2	$V_{SUV \text{ off}}$	V_S UV-threshold voltage	V_S decreasing	5.2		6.1	V
8.3	$V_{SUV \text{ hyst}}$	V_S UV-hysteresis	$V_{SUV \text{ ON}} - V_{SUV \text{ OFF}}$		0.5		V
8.4	$V_{SOV \text{ off}}$	V_S OV-threshold voltage	V_S increasing	18		24.5	V
8.5	$V_{SOV \text{ on}}$	V_S OV-threshold voltage	V_S decreasing	17.5		23.5	V
8.6	$V_{SOV \text{ hyst}}$	V_S OV-hysteresis	$V_{SOV \text{ OFF}} - V_{SOV \text{ ON}}$		1		V
8.7	$V_{POR \text{ off}}$	Power-on-reset threshold	V_{CC} increasing			2.9	V
8.8	$V_{POR \text{ on}}$	Power-on-reset threshold	V_{CC} decreasing	2.0			V
8.9	$V_{POR \text{ hyst}}$	Power-on-reset hysteresis	$V_{POR \text{ OFF}} - V_{POR \text{ ON}}$		0.11		V

Table 9. Current monitor output CM / PWM 2

Item	Symbol	Parameter	Test condition	Min.	Typ.	Max	Unit
9.1	V_{CM}	Functional voltage range		0		$V_{CC}-1\text{V}$	V
9.2	$I_{CM,r}$	Current monitor output ratio: $I_{CM} / I_{OUT1,4,5,6,11}$ and 7,8 (low on-resistance)	$0\text{V} \leq V_{CM} \leq 4\text{V}$ $V_{CC}=5\text{V}$		$\frac{1}{10.000}$		
9.3		$I_{CM} / I_{OUT2,3,9,10}$ and 7,8 (high on-resistance)			$\frac{1}{2000}$		

Table 9. Current monitor output CM / PWM 2 (continued)

Item	Symbol	Parameter	Test condition	Min.	Typ.	Max	Unit
9.4	$I_{CM\ acc}$	Current monitor accuracy accl _{CMOUT1,4,5,6, 11and 7, 8 (low on-res.)}	$V_{CM} \leq 3.8V,$ $V_{CC} = 5V$	$I_{Out,min} = 500mA$ $I_{Out4,5,11max} = 5.9A$ $I_{Out1,6 max} = 2.9A$ $I_{Out7,8 max} = 1.3A$	4% + 1%FS ⁽¹⁾	8% + 2%FS ⁽¹⁾	
9.5		accl _{CMOUT2,3,9,10, and 7, 8 (high on-res.)}		$I_{Out,min} = 100 mA$ $I_{Out2,3 max} = 0.6 A$ $I_{Out9,10max} = 0.4 A$ $I_{Out8 max} = 0.3 A$			

1. FS (full scale)= $I_{OUTmax} * I_{CM,r}$.

Table 10. Charge pump output CP

Item	Symbol	Parameter	Test condition	Min.	Typ.	Max	Unit	
10.1	V_{CP}	Charge pump output voltage	$V_S = 8V, I_{CP} = -60\mu A$	V_S+6		V_S+13	V	
10.2			$V_S = 10V, I_{CP} = -80\mu A$	V_S+8		V_S+13	V	
10.3			$V_S \geq 12V, I_{CP} = -100\mu A$	V_S+10		V_S+13	V	
10.4	I_{CP}	Charge pump output current	$V_{CP} = V_S+10V,$ $V_S = 13.5V$		95	150	300	μA

2.4.1 Outputs OUT1 - OUT11, ECV

Table 11. On-resistance and switching times

Item	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
11.1	$r_{ON\ OUT1},$ $r_{ON\ OUT6}$	On-resistance to supply or GND	$V_S = 13.5 V,$ $T_j = 25 ^\circ C,$ $I_{OUT1,6} = \pm 1.5 A$		300	400	$m\Omega$
11.2			$V_S = 13.5 V,$ $T_j = 125 ^\circ C,$ $I_{OUT1,6} = \pm 1.5 A$		450	600	$m\Omega$
11.3	$r_{ON\ OUT2},$ $r_{ON\ OUT3}$	On-resistance to supply or GND	$V_S = 13.5 V,$ $T_j = 25 ^\circ C,$ $I_{OUT2,3} = \pm 0.4A$		1600	2200	$m\Omega$
11.4			$V_S = 13.5 V,$ $T_j = 125 ^\circ C,$ $I_{OUT2,3} = \pm 0.4 A$		2500	3400	$m\Omega$

Table 11. On-resistance and switching times (continued)

Item	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
11.5	$r_{ON\ OUT4}$, $r_{ON\ OUT5}$	On-resistance to supply or GND	$V_S = 13.5\text{ V}$, $T_j = 25\text{ }^\circ\text{C}$, $I_{OUT4,5} = \pm 3.0\text{ A}$		150	200	$\text{m}\Omega$
11.6			$V_S = 13.5\text{ V}$, $T_j = 125\text{ }^\circ\text{C}$, $I_{OUT4,5} = \pm 3.0\text{ A}$		225	300	$\text{m}\Omega$
11.7	$r_{ON\ OUT9}$, $r_{ON\ OUT10}$	On-resistance to supply	$V_S = 13.5\text{ V}$, $T_j = 25\text{ }^\circ\text{C}$, $I_{OUT9,10} = -0.4\text{ A}$		1600	2200	$\text{m}\Omega$
11.8			$V_S = 13.5\text{ V}$, $T_j = 125\text{ }^\circ\text{C}$, $I_{OUT9,10} = -0.4\text{ A}$		2500	3400	$\text{m}\Omega$
11.9	$r_{ON\ OUT11}$	On-resistance to supply	$V_S = 13.5\text{ V}$, $T_j = 25\text{ }^\circ\text{C}$, $I_{OUT11} = -3.0\text{ A}$		90	130	$\text{m}\Omega$
11.10			$V_S = 13.5\text{ V}$, $T_j = 125\text{ }^\circ\text{C}$, $I_{OUT11} = -3.0\text{ A}$		130	180	$\text{m}\Omega$
11.11	$r_{ON\ OUT7}$ $r_{ON\ OUT8}$	On-resistance to supply in low mode (control register 1 bits 12 to15: 0101)	$V_S = 13.5\text{ V}$, $T_j = 25\text{ }^\circ\text{C}$, $I_{OUT7,8} = -0.8\text{ A}$		500	700	$\text{m}\Omega$
11.12			$V_S = 13.5\text{ V}$, $T_j = 125\text{ }^\circ\text{C}$, $I_{OUT7,8} = -0.8\text{ A}$		700	950	$\text{m}\Omega$
11.13			$V_S = 13.5\text{ V}$, $T_j = 25\text{ }^\circ\text{C}$, $I_{OUT7,8} = -0.2\text{ A}$		1800	2400	$\text{m}\Omega$
11.14			$V_S = 13.5\text{ V}$, $T_j = 125\text{ }^\circ\text{C}$, $I_{OUT7,8} = -0.2\text{ A}$		2500	3400	$\text{m}\Omega$
11.15	$r_{ON\ ECV}$	On-resistance to GND	$V_S = 13.5\text{ V}$, $T_j = 25\text{ }^\circ\text{C}$, $I_{OUTECV} = +0.4\text{ A}$		1600	2200	$\text{m}\Omega$
11.16			$V_S = 13.5\text{ V}$, $T_j = 125\text{ }^\circ\text{C}$, $I_{OUTECV} = +0.4\text{ A}$		2500	3400	$\text{m}\Omega$
11.17	I_{QLH}	Switched-off output current highside drivers of OUT1-6, 8-11	$V_{OUT} = 0\text{ V}$, standby mode	-5	-2		μA
11.18			$V_{OUT} = 0\text{ V}$, active mode	-10	-7		μA

Table 11. On-resistance and switching times (continued)

Item	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
11.19	$I_{QLH7,8}$	Switched-off output current highside drivers of OUT7-8	$V_{OUT} = 0V$, standby mode	-5	-2		μA
11.20			$V_{OUT} = 0V$, active mode	-15	-10		μA
11.21	I_{QLL}	Switched-off output current lowside drivers of OUT1-6	$V_{OUT} = V_S$, standby mode		80	120	μA
11.22			$V_{OUT} = 0V$, active mode	-10	-7		μA
11.23		Switched-off output current lowside drivers of ECV	$V_{OUT} = V_S$, standby mode	-15		15	μA
11.24			$V_{OUT} = V_S$, active mode	-10		10	μA
11.25	$t_d \text{ ON H}$	Output delay time, highside driver on (OUT_X except $OUT_{7,8}$)	$V_S = 13.5 \text{ V}$, $V_{CC} = 5 \text{ V}$ (1)(2)(3)	20	40	80	μs
11.26		Output delay time, highside driver on ($OUT_{7,8}$ in high R_{DSon} mode)		15	35	60	μs
11.27		Output delay time, highside driver on ($OUT_{7,8}$ in low R_{DSon} mode)		10	35	80	μs
11.28	$t_d \text{ OFF H}$	Output delay time, highside driver off ($OUT_{1, 4, 5, 6, 11}$)	$V_S = 13.5 \text{ V}$, $V_{CC} = 5 \text{ V}$ (1)(2)(3)	60	150	200	μs
11.29		Output delay time, highside driver off ($OUT_{2,3,7}$, high/low R_{DSon} , 8 high/low R_{DSon} , $9, 10$)		40	70	100	μs
11.30	$t_d \text{ ON L}$	Output delay time, lowside driver On	$V_S = 13.5 \text{ V}$, $V_{CC} = 5 \text{ V}$, corresponding highside driver is not active ⁽¹⁾⁽²⁾⁽³⁾	15	30	70	μs
11.31	$t_d \text{ OFF L 1-6}$	Output delay time, lowside driver OUT 1-6 off	$V_S = 13.5 \text{ V}$, $V_{CC} = 5 \text{ V}$ (1)(2)(3)	40	150	300	μs
11.32	$t_d \text{ OFF L ECV}$	Output delay time, lowside driver ECV off		15	45	80	μs

Table 11. On-resistance and switching times (continued)

Item	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
11.33	$t_{D\text{ HL}}$	Cross current protection time	$t_{cc\text{ ONLS_OFFHS - }} t_{d\text{ OFFH}}^{(4)}$	50	200	400	μs
11.34	$t_{D\text{ LH}}$		$t_{cc\text{ ONHS_OFFLS - }} t_{d\text{ OFFL}}^{(4)}$				
11.35	$dV_{\text{OUT}}/dt_{\text{on/off}}$	Slew rate of OUTx	$V_S = 13.5\text{V}, V_{CC} = 5\text{V}^{(1)(2)(3)}$	0.1	0.2	0.6	$\text{V}/\mu\text{s}$

1. Rload = 16Ω at OUT1, 6 and 7,8 in low on-resistance mode.
2. Rload = 4Ω at OUT4, 5 and 11.
3. Rload = 64Ω at OUT2, 3, 9, 10, ECV and 7, 8 in high On-resistance mode.
4. t_{cc} is the switch-on delay time if complement in half bridge has to switch-off.

Table 12. Current monitoring

Item	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
12.1	$ I_{OC1} , I_{OC6} $	Over-current threshold to supply or GND	$V_S = 13.5\text{V}, V_{CC} = 5\text{V}, \text{sink and source}$	3		5	A
12.2	$ I_{OC2} , I_{OC3} $			0.75		1.25	A
12.3	$ I_{OC4} , I_{OC5} $			6		10	A
12.4	$ I_{OC9} , I_{OC10} $	Over-current threshold to supply	$V_S = 13.5\text{V}, V_{CC} = 5\text{V, source}$	0.5		1.0	A
12.5	$ I_{OC11} $			6		10	A
12.6	$ I_{OC7} , I_{OC8} $	Over-current threshold to supply in low on-resistance mode	$V_S = 13.5\text{V}, V_{CC} = 5\text{V, source, control register 1 bits 12 to 15: 0101}$	1.5		2.5	A
12.7		Over-current threshold to supply in high on-resistance mode	$V_S = 13.5\text{V}, V_{CC} = 5\text{V, source, control register 1 bits 12 to 15: 1010}$	0.35		0.65	A
12.8	$ I_{OCECV} $	Output current limitation to GND	$V_S = 13.5\text{V}, V_{CC} = 5\text{V, source}$	0.75		1.25	A
12.9	t_{FOC}	Filter time of over-current signal	Duration of over-current condition to set the status bit	10	55	100	μs
12.10	f_{rec0}	Recovery frequency for OC recovery duty cycle bit= 0		1		4	kHz
12.11	f_{rec1}	Recovery frequency for OC recovery duty cycle bit= 1		2		6	kHz

Table 12. Current monitoring (continued)

Item	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
12.12	$ I_{OLD1} , I_{OLD6} $	Under-current threshold to supply or GND	$V_S = 13.5V, V_{CC} = 5V, \text{sink and source}$	10	30	80	mA
12.13	$ I_{OLD2} , I_{OLD3} $			10	20	30	mA
12.14	$ I_{OLD4} , I_{OLD5} $			60	150	300	mA
12.15	$ I_{OLD9} , I_{OLD10} $	Under-current threshold to supply	$V_S = 13.5 V, V_{CC} = 5 V, \text{source}$	5	10	15	mA
12.16	$ I_{OLD11} $			30	150	300	mA
12.17	$ I_{OLD7} , I_{OLD8} $	Under-current threshold to supply in low on-resistance mode		15	40	60	mA
12.18		Under-current threshold to supply in high on-resistance mode		5	10	15	mA
12.19	$ I_{OLDECV} $	Under-current threshold to GND	$V_S = 13.5V, V_{CC} = 5V, \text{sink}$	10	20	30	mA
12.20	t_{FOL}	Filter time of under-current	Duration of under-current condition to set the status bit	0.5		3	ms


Table 13. Electrochrome control

Item	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
13.1	$V_{CTRLmax}$	Maximum EC-control voltage	bit 0= 1 control reg. 2 ⁽¹⁾	1.4		1.6	V
13.2			bit 0= 0 control reg. 2 ⁽¹⁾	1.12		1.28	V
13.3	DNL	Differential non linearity		-1		1	LSB ⁽²⁾
13.4	$ dV_{ECV} $	Voltage deviation between target and ECV	$dV_{ECV} = V_{target}^{(3)} - V_{ECV}$ $ I_{ECDR} < 1\mu A$	-5% -1 LSB (3)		+5% +1 LSB (3)	mV
13.5	dV_{ECVnr}	Difference voltage between target and ECV sets flag if V_{ECV} is:	Below it	$dV_{ECV} = V_{target} - V_{ECV}$	Toggle bit 1=1 status reg. 2	120	mV
13.6	dV_{ECVhi}		Above it		Toggle bit 0= 1 status reg. 3	-120	
13.7	$V_{ECDRmin_high}$	Output voltage range		$I_{ECDR} = -10 \mu A$	4.5	5.5	V
13.8	$V_{ECDRmax_low}$			$I_{ECDR} = 10 \mu A$	0	0.7	V

Table 13. Electrochrome control (continued)

Item	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
13.9	I_{ECDR}	Current into ECDR	$V_{target} > V_{ECV} + 500\text{mV}$, $V_{ECDR} = 3.5\text{V}$	-100		-10	μA
13.10			$V_{target} < V_{ECV} - 500\text{mV}$, $V_{ECDR} = 1.0\text{V}$; $V_{target}=1 \text{ LSB}$; $V_{ECV}=0.5\text{V}$	10		100	μA
13.11	$R_{ecdrrdis}$	Pulldown resistance at ECDR in fast discharge mode	$V_{ECDR} = 0.7\text{V}$; Cntrl Reg 1: bit 8 and bit 1 = 1, all other bits = 0			5	$\text{k}\Omega$
13.12	I_{QECDR}	Quiescent current	$V_{ECDR} = V_S$; Cntrl. reg 1 bit 1 = 0			1	μA

1. Bit 7 to 2 = '1' control register 1: ECV voltage, where I_{ECDR} can change sign.
2. 1 LSB (Least Significant Bit)= 23.8 mV.
3. V_{target} is set by bit 7 to 2 of control register 1 and bit 0 of control register 2; tested for each individual bit.

Figure 3. Electrochrome control block diagram

2.5 SPI - Electrical characteristics

$V_S = 8$ to 16V , $V_{CC} = 4.5$ to 5.5V , $T_j = -40$ to 150°C , unless otherwise specified. The voltages are referred to GND and currents are assumed positive, when the current flows into the pin.

Table 14. Delay time from standby to active mode

Item	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
14.1	t_{set}	Delay time	Switching from standby to active mode. Time until output drivers are enabled after CSN going to high and set bit 0=1 of control register 0.		256	300	μs

Table 15. Inputs: CSN, CLK, PWM1/2 and DI

Item	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
15.1	V_{inL}	Input low level	$V_{CC} = 5\text{V}$			0.3^* V_{CC}	V
15.2	V_{inH}	Input high level	$V_{CC} = 5\text{V}$	0.7^* V_{CC}			V
15.3	$V_{in\text{ Hyst}}$	Input hysteresis	$V_{CC} = 5\text{V}$	500			mV
15.4	$R_{CSN\text{ in}}$	CSN pull up resistor	$V_{CC} = 5\text{V}$ $0\text{V} < V_{CSN} < 0.7V_{CC}$	30	120	250	$\text{k}\Omega$
15.5	$R_{CLK\text{ in}}$	CLK pull down resistor	$V_{CC} = 5\text{V}$ $V_{CLK} = 1.5\text{V}$	30	60	150	$\text{k}\Omega$
15.6	$R_{DI\text{ in}}$	DI pull down resistor	$V_{CC} = 5\text{V}$ $V_{DI} = 1.5\text{V}$	30	60	150	$\text{k}\Omega$
15.7	$R_{PWM1\text{ in}}$	PWM1 pull down resistor	$V_{CC} = 5\text{V}$ $V_{PWM1} = 1.5\text{V}$	30	60	150	$\text{k}\Omega$
15.8	$C_{in}^{(1)}$	Input capacitance at input CSN, CLK, DI and PWM1/2	$0\text{ V} < V_{CC} < 5.3\text{V}$			10	pF

1. Value of input capacity is not measured in production test. Parameter guaranteed by design.

Table 16. SDI timing ⁽¹⁾

Item	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
16.1	t_{CLK}	Clock period	$V_{CC} = 5\text{V}$		1000		ns
16.2	t_{CLKH}	Clock high time	$V_{CC} = 5\text{V}$	115			ns
16.3	t_{CLKL}	Clock low time	$V_{CC} = 5\text{V}$	115			ns
16.4	$t_{set\text{ CSN}}$	CSN setup time, CSN low before rising edge of CLK	$V_{CC} = 5\text{V}$	400			ns
16.5	$t_{set\text{ CLK}}$	CLK setup time, CLK high before rising edge of CSN	$V_{CC} = 5\text{V}$	400			ns
16.6	$t_{set\text{ DI}}$	DI setup time	$V_{CC} = 5\text{V}$	200			ns
16.7	$t_{hold\text{ DI}}$	DI hold time	$V_{CC} = 5\text{V}$	200			ns

Table 16. SDI timing (continued)⁽¹⁾

Item	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
16.8	$t_{r\ in}$	Rise time of input signal DI, CLK, CSN	$V_{CC} = 5V$			100	ns
16.9	$t_{f\ in}$	Fall time of input signal DI, CLK, CSN	$V_{CC} = 5V$			100	ns

1. DI timing parameters tested in production by a passed / failed test:

$T_j = -40^\circ C / +25^\circ C$: SPI communication @ 2MHz.

$T_j = +125^\circ C$ SPI communication @ 1.25 MHz.

Table 17. DO

Item	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
17.1	V_{DOL}	Output low level	$I_{DO} = -5\ mA$			$0.2V_{CC}$	V
17.2	V_{DOH}	Output high level	$I_{DO} = 5\ mA$	$0.8\ V_{CC}$			V
17.3	I_{DOLK}	Tristate leakage current	$V_{CSN} = V_{CC}$, $0V < V_{DO} < V_{CC}$	-10		10	μA
17.4	C_{DO} ⁽¹⁾	Tristate input capacitance	$V_{CSN} = V_{CC}$, $0V < V_{CC} < 5.3V$			10	pF

1. Value of input capacity is not measured in production test. Parameter guaranteed by design.

Table 18. DO timing

Item	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
18.1	$t_{r\ DO}$	DO rise time	$C_{DO} = 100\ pF$		80	140	ns
18.2	$t_{f\ DO}$	DO fall time	$C_{DO} = 100\ pF$		50	100	ns
18.3	$t_{en\ DO\ tri\ L}$	DO enable time from tristate to low level	$C_{DO} = 100\ pF$, $I_{load} = 1mA$ pull-up load to V_{CC}		100	250	ns
18.4	$t_{dis\ DO\ L\ tri}$	DO disable time from low level to tristate	$C_{DO} = 100\ pF$, $I_{load} = 4\ mA$ pull-up load to V_{CC}		380	450	ns
18.5	$t_{en\ DO\ tri\ H}$	DO enable time from tristate to high level	$C_{DO} = 100\ pF$, $I_{load} = -1mA$ pull-down load to GND		100	250	ns
18.6	$t_{dis\ DO\ H\ tri}$	DO disable time from high level to tristate	$C_{DO} = 100\ pF$, $I_{load} = -4mA$ pull-down load to GND		380	450	ns
18.7	$t_d\ DO$	DO delay time	$V_{DO} < 0.3\ V_{CC}$, $V_{DO} > 0.7\ V_{CC}$, $C_{DO} = 100\ pF$		50	250	ns

Table 19. CSN timing

Item	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
19.1	$t_{CSN_HI,stb}$	Minimum CSN HI time, switching from standby mode	Transfer of SPI-command to input register		20	50	μs
19.2	$t_{CSN_HI,min}$	Minimum CSN HI time, active mode	Transfer of SPI-command to input register		2	4	μs



Figure 4. SPI - Transfer timing diagram**Figure 5. SPI - Input timing**




Figure 6. SPI - DO valid data delay time and valid time**Figure 7. SPI - DO enable and disable time**

Figure 8. SPI - driver turn on/off timing, minimum CSN HI time

3 Application information

3.1 Dual power supply: V_S and V_{CC}

The power supply voltage V_S supplies the half bridges and the highside drivers. An internal charge-pump is used to drive the highside switches. The logic supply voltage V_{CC} is used for the logic part and the SPI of the device.

Due to the independent logic supply voltage the control and status information will not be lost, if there are temporary spikes or glitches on the power supply voltage.

3.2 Wake up and active mode / standby mode

After power up of V_S and V_{CC} the device operates in standby-mode. Pulling the signal CSN to low level wakes the device up and the analog part will be activated (active mode).

After at least 10 μ s, the first SPI communication is valid and bit 0 of the Control Register 0 can be used to set the EN-mode. If bit 0 is not set to 1, the device doesn't remain in the active mode. After at least 256 μ s all latched data will be cleared and the inputs and outputs are switched to high impedance. In standby mode the current at V_S (V_{CC}) is less than 6 μ A (5 μ A for CSN = high (DO in tristate)).

3.3 Charge pump

In standby mode the chargepump is turned off. After enabling the device by SPI command (bit0=1 Control Register 0) the oscillator starts and the voltage begins to increase. The output drivers are enabled after at least 256 μ s after CSN went to high.

3.4 Diagnostic functions

All diagnostic functions (over/under-current, power supply over-/undervoltage, temperature warning and thermal shutdown) are internally filtered. The condition has to be valid for at least 32 μ s (open load: 1ms) before the corresponding status bit in the status registers is set.

The filters are used to improve the noise immunity of the device. The under-current and temperature warning functions are intended for information purpose and will not change the state of the output drivers. On contrary, the over-current condition disables the corresponding driver and thermal shutdown disables all drivers. Without setting the over-current recovery bits in the input data register, the microcontroller has to clear the over-current status bits to reactivate the corresponding drivers.

3.5 Overvoltage and undervoltage detection at VS

If the power supply voltage VS rises above the overvoltage threshold $V_{SOV\ OFF}$ (typical 21 V), the outputs OUT1 to OUT11, ECDR and ECV are switched to high impedance state to protect the load. When the voltage VS drops below the undervoltage threshold $V_{SUV\ OFF}$ (UV-switch-OFF voltage), the output stages are switched to high impedance to avoid the operation of the power devices without sufficient gate driving voltage (increased power dissipation). If the supply voltage VS recovers (control register 3: bit 4=0) to normal operating voltage then the outputs stages return to the programmed state. If the undervoltage/overvoltage recovery disable bit is set (control register 3: bit 4=1), the automatic turn-on of the drivers is deactivated.

The microcontroller needs to clear the status bits to reactivate the drivers. It is recommended to set bit1 control register 3 to avoid a possible high current oscillation in case of a shorted output to GND and low battery voltage.

3.6 Overvoltage and undervoltage detection at Vcc

In case of power-on (VCC increases from undervoltage to $V_{POR\ OFF} = 2.9$ V) the circuit is initialized by an internally generated power-on-reset (POR). If the voltage VCC decreases below the minimum threshold ($V_{POR\ ON} = 2.0$ V), the outputs are switched to tristate (high impedance) and the status registers are cleared.

3.7 Temperature warning and thermal shutdown

If the junction temperature rises above $T_{j\ TW}$, a temperature warning flag is set after at least 32 µs and it can be read via the SPI. If the junction temperature increases above the second threshold $T_{j\ SD}$, the thermal shutdown bit is set and the power DMOS transistors of all output stages are switched off to protect the device after at least 32 µs.

The temperature warning and thermal shutdown flags are latched and the bits must be cleared by the microcontroller. This is possible only if the temperature has decreased below trigger temperature. If the thermal shutdown bit has been cleared the output stages are reactivated.

3.8 Inductive loads

Each half bridge is built by internally connected highside and lowside power DMOS transistors. Due to the built-in reverse diodes of the output transistors, inductive loads can be driven at the outputs OUT1 to OUT6 without external free-wheeling diodes. The highside drivers OUT7 to OUT11 are intended to drive resistive loads. Therefore only a limited energy ($E < 1\text{mJ}$) can be dissipated by the internal ESD-diodes in freewheeling condition. For inductive loads ($L > 100\mu\text{H}$) an external free-wheeling diode connected between GND and the corresponding output is required.

The low side driver at ECV does not have a freewheel diode built into the device.