



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832


Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## Automotive door actuator driver

Datasheet - production data



### Features



- AEC-Q100 qualified
- One full bridge for 6 A load ( $R_{ON} = 150 \text{ m}\Omega$ )
- Two half bridges for 3 A load ( $R_{ON} = 300 \text{ m}\Omega$ )
- Two half bridges for 0.5 A load ( $R_{ON} = 1600 \text{ m}\Omega$ )
- One high-side driver for 5 A load ( $R_{ON} = 100 \text{ m}\Omega$ )
- One configurable high-side driver for up to 1.5 A ( $R_{ON} = 500 \text{ m}\Omega$ ) or 0.35 A ( $R_{ON} = 1600 \text{ m}\Omega$ ) load
- One configurable high-side driver for 0.7 A ( $R_{ON} = 800 \text{ m}\Omega$ ) or 0.35 A ( $R_{ON} = 1600 \text{ m}\Omega$ ) load
- Two high-side drivers for 0.5 A load ( $R_{ON} = 1600 \text{ m}\Omega$ )
- Programmable softstart function to drive loads with higher inrush currents as current limitation value
- Very low  $V_S$  current consumption in standby mode ( $I_S < 6 \mu\text{A typ}$ ;  $T_j \leq 85 \text{ }^\circ\text{C}$ )
- Current monitor output for all high-side drivers
- Central two-stage charge pump
- Motor bridge driver with full  $R_{dson}$  down to 6 V
- Device contains temperature warning and protection
- Open-load detection for all outputs
- Overcurrent protection for all outputs
- Separated half bridges for door lock motor
- Programmable PWM control of all outputs

- STM standard serial peripheral interface (ST-SPI 3.1)
- Control block for electrochromic element
- Electrochromic element can be negatively discharged
- Prepared for additional fail-safe path for H-bridge

### Applications

- Door actuator driver with 6 bridges for double door lock control, mirror fold and mirror axis control, high-side driver for mirror defroster, bulbs and LEDs.
- Control block with external MOS transistor for charging / discharging of electrochromic glass. Motor bridge driver.
- H-bridge control for external power transistors

### Description

The L99DZ80EP is a microcontroller driven multifunctional door actuator driver for automotive applications. Up to five DC motors and five grounded resistive loads can be driven with six half bridges and five high-side drivers. Four external MOS transistors in bridge configuration can be driven. An electrochromic mirror glass can be controlled using the integrated SPI-driven module in conjunction with an external MOS transistor. The mirror glass can also be discharged through a negative supply. The integrated SPI controls all operating modes (forward, reverse, brake and high impedance). All diagnostic information is available via SPI read.

Table 1. Device summary

Package	Order codes	
	Tray	Tape and reel
TQFP-64	L99DZ80EP	L99DZ80EPTR

# Contents

- 1        Block diagram and pin description ..... 7**
  
- 2        Electrical specifications ..... 11**
  - 2.1    Absolute maximum ratings .....11
  - 2.2    ESD protection ..... 12
  - 2.3    Thermal data ..... 12
  - 2.4    Package and PCB thermal data ..... 13
    - 2.4.1    TQFP-64 thermal data ..... 13
  - 2.5    Electrical characteristics ..... 15
  - 2.6    Outputs OUT1 - OUT11, ECV, ECFD ..... 17
  - 2.7    H-bridge driver ..... 21
  - 2.8    Electrochrome mirror driver ..... 25
  - 2.9    SPI / logic – electrical characteristics ..... 27
  
- 3        Application information ..... 32**
  - 3.1    Dual power supply: VS and VCC ..... 32
  - 3.2    Wake up and Active mode/standby mode ..... 32
  - 3.3    Charge pump ..... 32
  - 3.4    Diagnostic functions ..... 32
  - 3.5    Overvoltage and undervoltage detection at VS ..... 33
  - 3.6    Overvoltage and undervoltage detection at VCC ..... 33
  - 3.7    Temperature warning and shutdown ..... 33
  - 3.8    Inductive loads ..... 34
  - 3.9    Open-load detection ..... 34
  - 3.10    Overcurrent detection ..... 34
  - 3.11    Current monitor ..... 34
  - 3.12    PWM mode of the power outputs ..... 34
  - 3.13    Cross-current protection ..... 35
  - 3.14    Programmable soft-start function to drive loads with higher inrush current .  
35
  - 3.15    H-bridge control (DIR, PWMH, bits SD, SDS) ..... 36
  - 3.16    H-bridge driver slew-rate control ..... 37

3.17	Resistive low	38
3.18	Short circuit detection/drain source monitoring	38
3.19	H-bridge monitoring in off-mode	39
3.20	Programmable cross current protection	41
3.21	Controller of electrochromic glass	42
3.22	Watchdog	44
<b>4</b>	<b>Functional description of the SPI</b>	<b>45</b>
4.1	General description	45
4.1.1	Chip Select Not (CSN)	45
4.1.2	Serial Data In (DI)	45
4.1.3	Serial Clock (CLK)	45
4.1.4	Serial Data Out (DO)	45
4.1.5	SPI communication flow	45
4.2	Command byte	47
4.2.1	Operation code definition	47
4.3	Device memory map	47
<b>5</b>	<b>SPI - control and status registers</b>	<b>49</b>
5.1	Control Register 0	50
5.2	Control Register 1	50
5.3	Control Register 2	51
5.4	Control Register 3	52
5.5	Control Register 4	53
5.6	Control Register 5	53
5.7	Control Register 6	54
5.8	Configuration Register	55
5.9	Status Register 0	55
5.10	Status Register 1	56
5.11	Status Register 2	57
5.12	Status Register 3	57
<b>6</b>	<b>Package and packing information</b>	<b>59</b>
6.1	ECOPACK <sup>®</sup> package	59
6.2	TQFP-64 mechanical data	59

---

6.3	TQFP-64 packing information .....	61
<b>7</b>	<b>Revision history .....</b>	<b>65</b>

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	Pin definitions and functions . . . . .	8
Table 3.	Absolute maximum ratings . . . . .	11
Table 4.	ESD protection . . . . .	12
Table 5.	Operating junction temperature . . . . .	12
Table 6.	Temperature warning and thermal shutdown . . . . .	12
Table 7.	Package thermal impedance . . . . .	12
Table 8.	Supply . . . . .	15
Table 9.	Overvoltage and undervoltage detection . . . . .	15
Table 10.	Current monitor output (CM) . . . . .	16
Table 11.	Charge pump . . . . .	16
Table 12.	On-resistance . . . . .	17
Table 13.	Power outputs switching times . . . . .	19
Table 14.	Current monitoring . . . . .	19
Table 15.	Gate drivers for the external Power-MOS (H-bridge) . . . . .	21
Table 16.	Gate drivers for the external Power-MOS switching times . . . . .	21
Table 17.	Drain source monitoring . . . . .	24
Table 18.	Open-load monitoring . . . . .	25
Table 19.	Electrochrome mirror driver . . . . .	25
Table 20.	Delay time from Standby to Active mode . . . . .	27
Table 21.	Inputs: DI, CSN, CLK, DIR and PWMH . . . . .	27
Table 22.	AC-Characteristics . . . . .	28
Table 23.	Dynamic characteristics . . . . .	28
Table 24.	Watchdog . . . . .	31
Table 25.	H-bridge control truth table . . . . .	36
Table 26.	H-bridge DS-monitor threshold . . . . .	39
Table 27.	Cross-current protection time . . . . .	42
Table 28.	Command byte . . . . .	47
Table 29.	Operation code definition . . . . .	47
Table 30.	RAM memory map . . . . .	47
Table 31.	ROM memory map . . . . .	48
Table 32.	Global status byte . . . . .	49
Table 33.	Control Register 0 . . . . .	50
Table 34.	Control Register 1 . . . . .	50
Table 35.	Control Register 2 . . . . .	51
Table 36.	Control Register 3 . . . . .	52
Table 37.	Control Register 4 . . . . .	53
Table 38.	Control Register 5 . . . . .	53
Table 39.	Control Register 6 . . . . .	54
Table 40.	Configuration Register . . . . .	55
Table 41.	Status Register 0 . . . . .	55
Table 42.	Status Register 1 . . . . .	56
Table 43.	Status Register 2 . . . . .	57
Table 44.	Status Register 3 . . . . .	57
Table 45.	TQFP-64 mechanical data . . . . .	59
Table 46.	Document revision history . . . . .	65

## List of figures

Figure 1.	Block diagram . . . . .	7
Figure 2.	Pin connection (top view) . . . . .	10
Figure 3.	TQFP-64 2 layer PCB . . . . .	13
Figure 4.	TQFP-64 4 layer PCB . . . . .	13
Figure 5.	TQFP-64 thermal impedance junction to ambient vs PCB copper area . . . . .	14
Figure 6.	IGHxr ranges . . . . .	23
Figure 7.	IGHxf ranges . . . . .	23
Figure 8.	H-driver delay times . . . . .	24
Figure 9.	SPI timing parameters . . . . .	29
Figure 10.	SPI input and output timing parameters . . . . .	30
Figure 11.	SPI delay description . . . . .	30
Figure 12.	Power-output (OUT<11:1>, ECV, ECFD) timing. . . . .	31
Figure 13.	Overcurrent recovery mode . . . . .	36
Figure 14.	H-bridge GSHx slope . . . . .	38
Figure 15.	H-bridge diagnosis . . . . .	39
Figure 16.	H-bridge open-load detection (no open-load detected) . . . . .	40
Figure 17.	H-bridge open-load detection (open-load detected) . . . . .	40
Figure 18.	H-bridge open-load detection (short to ground detected) . . . . .	41
Figure 19.	H-bridge open-load detection with H-OLTH HIGH = '1' (short to V <sub>S</sub> detected) . . . . .	41
Figure 20.	Electrochrome mirror driver with mirror referenced to ground . . . . .	43
Figure 21.	Electrochrome mirror driver with mirror referenced to ECFD for negative discharge . . . . .	44
Figure 22.	Write and read SPI . . . . .	46
Figure 23.	TQFP-64 package dimension . . . . .	60
Figure 24.	TQFP-64 power lead-less tray shipment (no suffix) (part 1) . . . . .	61
Figure 25.	TQFP-64 power lead-less tray shipment (no suffix) (part 2) . . . . .	62
Figure 26.	TQFP-64 power lead-less tape and reel shipment (suffix "TR") (part 1) . . . . .	63
Figure 27.	TQFP-64 power lead-less tape and reel shipment (suffix "TR") (part 2) . . . . .	64

# 1 Block diagram and pin description

Figure 1. Block diagram







Table 2. Pin definitions and functions

Pin	Symbol	Function
57, 58	GND <sub>1</sub>	Ground: reference potential. GND1 and GND2 are internally connected. GND1 supplies OUT1-3, GND2 supplies OUT4-6
17, 18, 26, 31, 32	GND <sub>2</sub>	Important: For the capability of driving the full current at the outputs, all pins of GND must be externally connected!
17	SGND	Signal Ground: this pin is shared with GND2 pin
2, 3, 45, 46, 51, 52	VS <sub>1</sub>	Power supply voltage for power stage outputs (external reverse protection required): for this input a ceramic capacitor as close as possible to GND is recommended. VS1 supplies OUT1-3, OUT7-11 and the internal VS supply, VS2 supplies OUT4-6
11, 12, 23, 36, 37	VS <sub>2</sub>	Important: For the capability of driving the full current at the outputs all pins of VS must be externally connected!
48, 49, 50	OUT11	High-side-driver output 11: the output is built by a high-side switch and is intended for resistive loads, hence the internal reverse diode from GND to the output is missing. For ESD reason a diode to GND is present but the energy which can be dissipated is limited. The High-side driver is a power DMOS transistor with an internal parasitic reverse diode from the output to VS (bulk-drain-diode). The output is overcurrent and open load protected.  Important: For the capability of driving the full current at the outputs all pins of OUT11 must be externally connected!
59, 60	OUT1	Half-bridge outputs 1,2,3,4,5,6: the output is built by a high side and a low side switch, which are internally connected. The output stage of both switches is a power DMOS transistor. Each driver has an internal parasitic reverse diode (bulk-drain-diode: high side driver from output to VS, low side driver from GND to output). This output is over current and open load protected.
56	OUT2	
55	OUT3	
19, 20, 21, 22	OUT4	
27, 28, 29, 30	OUT5	
24, 25	OUT6	
40	DO	Serial data output: the diagnosis data is available via the SPI and this 3-state-output. The output remains in 3-state, if the chip is not selected by the input CSN (CSN = high).
34	CM	Current monitor output: depending on the selected multiplexer bits of the Control Register this output sources an image of the instant current through the corresponding high side driver with a fixed ratio.
35	CSN	Chip-Select-Not input: this input is low active and requires CMOS logic levels. The serial data transfer between the device and the micro controller is enabled by pulling the input CSN to low level.
41	DI	Serial data input: the input requires CMOS logic levels and receives serial data from the microcontroller. The data is a 24 bit control word and the most significant bit (MSB, bit 23) is transferred first.
38	CLK	Serial clock input: this input controls the internal shift register of the SPI and requires CMOS logic levels.
33	DIR	Direction Input: this input controls the H-Bridge Drivers

Table 2. Pin definitions and functions (continued)

Pin	Symbol	Function
39	VCC	Supply Voltage: 5 V supply. A ceramic capacitor as close as possible to GND is recommended.
44	OUT9	High-side-driver output 9: the output is built by a high side switch and is intended for resistive loads; hence the internal reverse diode from GND to the output is missing. For ESD reason a diode to GND is present but the energy which can be dissipated is limited. The high-side driver is a power DMOS transistor with an internal parasitic reverse diode from the output to VS (bulk-drain-diode). The output is over current and open load protected.
42	PWMH	PWMH input: this input signal can be used to control the H-Bridge Gate drivers
43	ECDR	ECDR: using the device in EC control mode this pin is used to control the Gate of an external MOSFET.
62, 63	OUT7	High side driver output 8: see OUT9
61	OUT8	Important: This output can be configured to supply a bulb with low on-resistance or a LED with higher on-resistance in a different application.
47	OUT10/EC	High-side-driver-output 10: see OUT9 Important: Beside the OUT10-HS on/off bit this output can be switched on setting the ECON bit for electrochrome control mode with higher priority.
54	ECFD	ECFD: using the device in EC control mode this pin is used as "virtual GND" for the EC-glass. For EC-glasses, that require a negative discharge voltage, this supplies the fast discharge voltage. If no EC-glass is used, this pin must be connected to ground.
53	ECV	ECV: using the device in EC control mode this pin is used as voltage monitor input. For fast discharge an additional low-side-switch is implemented.
13	GH2	GH2: gate driver for power MOS high side switch in half-bridge 2
14	SH2	SH2: source of high-side switch in half-bridge 2
15	GL2	GL2: gate driver for power MOS low side switch in half-bridge 2
16	SL2	SL2: source of low side switch in half-bridge 2
64	GH1	GH1: gate driver for power MOS high side switch in half-bridge 1
1	SH1	SH1: source of high-side switch in half-bridge 1
4	GL1	GL1: gate driver for power MOS low side switch in half-bridge 1
5	SL1	SL1: source of low side switch in half-bridge 1
7	CP1P	CP1P: charge pump pin for capacitor 1, positive side
8	CP1M	CP1M: charge pump pin for capacitor 1, negative side
9	CP2P	CP2P: charge pump pin for capacitor 2, positive side
10	CP2M	CP2M: charge pump pin for capacitor 2, negative side
6	CP	CP: charge pump output

Figure 2. Pin connection (top view)



## 2 Electrical specifications

### 2.1 Absolute maximum ratings

Stressing the device above the rating listed in the “Absolute maximum ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality document.

**Table 3. Absolute maximum ratings**

Symbol	Parameter/test condition	Value [DC Voltage]	Unit	
$V_{S1}, V_{S2}$	DC supply voltage	-0.3 to +28	V	
	Single pulse / $t_{max} < 400$ ms “transient load dump”	-0.3 to +40	V	
$V_{CC}$	Stabilized supply voltage, logic supply	-0.3 to $V_S + 0.3$	V	
$V_{DI}, V_{CLK}, V_{CSN}, V_{DO}, V_{CM}, V_{DIR}, V_{PVMH}, V_{DIR}$	Logic input / output voltage range	-0.3 to $V_{CC} + 0.3$	V	
$V_{OUTn}, ECDR, ECV, ECFD$	Output voltage (n = 1 to 11)	-0.3 to $V_S + 0.3$	V	
$V_{SL1}, V_{SH1}, V_{SL2}, V_{SH2}$ ( $V_{Sxy}$ )	High voltage signal pins	-6 to 40	V	
$V_{GL1}, V_{GH1}, V_{GL2}, V_{GH2}$ ( $V_{Gxy}$ )	High voltage signal pins	$V_{Sxy} - 1$ to $V_{Sxy} + 10$ ; $V_{CP} + 0.3$	V	
$V_{CP1P}$	High voltage signal pins	$V_S - 0.3$ to $V_S + 10$	V	
$V_{CP2P}$	High voltage signal pins	$V_S - 0.6$ to $V_S + 10$	V	
$V_{CP1M}, V_{CP2M}$	High voltage signal pins	-0.3 to $V_S + 0.3$	V	
$V_{CP}$	High voltage signal pin	$V_{S1,2} \leq 26$ V	$V_S - 0.3$ to $V_S + 14$	V
		$V_{S1,2} > 26$ V	$V_S - 0.3$ to +40	V
$I_{OUT2,3,9,10}, ECV, ECFD$	Output current <sup>(1)</sup>	$\pm 1.25$	A	
$I_{OUT1,6,7}$	Output current <sup>(1)</sup> (low on-resistance mode)	$\pm 5$	A	
$I_{OUT7}$	Output current <sup>(1)</sup> (high on-resistance mode)	$\pm 5$	A	
$I_{OUT8}$	Output current <sup>(1)</sup>	$\pm 2.5$	A	
$I_{OUT4,5}$	Output current <sup>(1)</sup>	$\pm 10$	A	
$I_{OUT11}$	Output current <sup>(1)</sup>	$\pm 7.5$	A	
$I_{VS1cum}$	Maximum cumulated input current at $VS_1$ pins <sup>(1)</sup>	$\pm 12.5$	A	
$I_{VS2cum}$	Maximum cumulated input current at $VS_2$ pins <sup>(1)</sup>	$\pm 12.5$	A	
$I_{GND1cum}$	Maximum cumulated output current at $GND_1$ pins <sup>(1)</sup>	$\pm 5$	A	
$I_{GND2cum}$	Maximum cumulated output current at $GND_2$ pins <sup>(1)</sup>	$\pm 12.5$	A	

1. Values for the absolute maximum DC current through the bond wires. This value does not consider maximum power dissipation or other limits.

## 2.2 ESD protection

Table 4. ESD protection

Parameter	Value	Unit
All pins	$\pm 2^{(1)}$	kV
Power output pins: OUT1 – OUT11, ECV, ECFD	$\pm 4^{(1)}$	kV

1. HBM according to MIL 883C, Method 3015.7 or EIA/JESD22-A114-A.

## 2.3 Thermal data

Table 5. Operating junction temperature

Symbol	Parameter	Value	Unit
$T_j$	Operating junction temperature	-40 to 150	°C

Table 6. Temperature warning and thermal shutdown

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$T_{jTW\ ON}$	Temperature warning threshold (junction temperature)		130		150	°C
$T_{jTS\ ON}$	Thermal shutdown threshold (junction temperature)		150		170	°C
$T_{jft}$	Thermal warning / shutdown filter time			32		$\mu s$

Table 7. Package thermal impedance

Symbol	Parameter	Value	Unit
$R_{thj-amb}$	Thermal resistance junction to ambient (max)	See <a href="#">Figure 5</a>	K/W

## 2.4 Package and PCB thermal data

### 2.4.1 TQFP-64 thermal data

Figure 3. TQFP-64 2 layer PCB






Figure 4. TQFP-64 4 layer PCB



Note: Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (board finish thickness 1.6 mm +/- 10%, board double layer and four layers, board dimension 77 mm x 114 mm, board material FR4, Cu thickness 0.070mm (outer layers), Cu thickness 0.035mm (inner layers), thermal vias separation 1.2 mm, thermal via diameter 0.3 mm +/- 0.08 mm, Cu thickness on vias 0.025 mm, footprint dimension 6 mm x 6 mm). 4-layer PCB: Cu on mid1 layer, Cu on mid2 layer and Cu on bottom layer: 62 cm<sup>2</sup>.  $Z_{th}$  measured on the major power dissipator contributor

Figure 5. TQFP-64 thermal impedance junction to ambient vs PCB copper area



## 2.5 Electrical characteristics

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin.  $6\text{ V} \leq V_S \leq 18\text{ V}$ ,  $4.75\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ ; all outputs open;  $T_j = -40\text{ }^\circ\text{C}$  to  $150\text{ }^\circ\text{C}$ , unless otherwise specified.

**Table 8. Supply**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_S$	Operating voltage range		5		28	V
$I_{VS(\text{act})}$	Current consumption in active mode	$V_S = 13.5\text{ V}^{(1)}$		5	10	mA
$I_{VS(\text{stby})}$	Current consumption in standby mode	$V_S = 16\text{ V}$ ; $V_{CC} = 5.3\text{ V}$ ; standby mode OUT1 - OUT11; ECV; ECDR floating $T_{\text{TEST}} = -40\text{ }^\circ\text{C}$ to $25\text{ }^\circ\text{C}$		4	12	$\mu\text{A}$
		$T_{\text{TEST}} = 85\text{ }^\circ\text{C}^{(1)}$		6	25	$\mu\text{A}$
$V_{CC}$	Operating voltage range		4.5		5.5	V
$I_{VCC(\text{active})}$	$V_{CC}$ supply current	$V_S = 16\text{ V}$ ; $V_{CC} = 5.3\text{ V}$ ; $CSN = V_{CC}$ ; active mode OUT1 - OUT11; ECV; ECDR floating		5	10	mA
$I_{VCC(\text{stby})}$	$V_{CC}$ standby current	$V_S = 16\text{ V}$ ; $V_{CC} = 5.0\text{ V}$ ; $CSN = V_{CC}$ ; active mode OUT1 - OUT11; ECV; ECFD ECDR floating $T_{\text{TEST}} = -40\text{ }^\circ\text{C}$ to $25\text{ }^\circ\text{C}$		3	6	$\mu\text{A}$
		$T_{\text{TEST}} = 85\text{ }^\circ\text{C}^{(1)}$		4	8	$\mu\text{A}$
		$V_S = 16\text{ V}$ ; $V_{CC} = 5.3\text{ V}$ ; $CSN = V_{CC}$ ; active mode OUT1 - OUT11; ECV; ECFD ECDR floating $T_{\text{TEST}} = -40\text{ }^\circ\text{C}$ to $125\text{ }^\circ\text{C}$				25

1. This parameter is guaranteed by design

**Table 9. Overvoltage and undervoltage detection**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{SUV\text{ ON}}$	VS UV threshold voltage <sup>(1)</sup>	$V_S$ increasing	5.6		7.2	V
$V_{SUV\text{ OFF}}$	VS UV threshold voltage <sup>(1)</sup>	$V_S$ decreasing	5		5.9	V
$V_{SUV\text{ hyst}}$	VS UV hysteresis <sup>(1)</sup>	$V_{SUV\text{ ON}} - V_{SUV\text{ OFF}}$		0.5		V
$t_{vsuv\text{ filt}}$	VS UV filter time			48		$\mu\text{s}$
$V_{SOV\text{ OFF}}$	VS OV threshold voltage <sup>(1)</sup>	$V_S$ increasing	18.5		24.5	V
$V_{SOV\text{ ON}}$	VS OV threshold voltage <sup>(1)</sup>	$V_S$ decreasing	18.0		23.5	V
$V_{SOV\text{ hyst}}$	VS OV hysteresis <sup>(1)</sup>	$V_{SOV\text{ OFF}} - V_{SOV\text{ ON}}$		1		V



**Table 9. Overvoltage and undervoltage detection (continued)**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$t_{vs\text{ovfilt}}$	VS OV filter time			48		$\mu\text{s}$
$V_{VCCRESHU}$	Upper $V_{CC}$ reset threshold <sup>(2)</sup>	$V_{CC}$ increasing	5.8		7.5	V
$V_{VCCRESHD}$	Upper $V_{CC}$ reset threshold	$V_{CC}$ decreasing	5.5		7.1	V
$V_{VCCRES\text{hysth}}$	Upper reset hysteresis	$V_{VCCRESHU} - V_{VCCRESHD}$		0.1		V
$V_{POROFF}$	Power-on-reset threshold	$V_{CC}$ increasing	3.4		4.4	V
$V_{PORON}$	Power-on-reset threshold	$V_{CC}$ decreasing	3.1		4.1	V
$V_{POR\text{hystL}}$	Power-on-reset hysteresis	$V_{POROFFL} - V_{PORONL}$		0.3		V

1.  $V_S = 5V$  to  $28V$

2. If  $V_{CC}$  exceeds this value all registers are reset and the device enters standby mode.

**Table 10. Current monitor output (CM)**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{CM}$	Functional voltage range		0		$V_{CC} - 1V$	V
$I_{CM\text{r}}$	Current monitor output ratio: $I_{CM}/I_{OUT1,4,5,6,11}$ and 7 (low on-resistance)	$0V \leq V_{CM} \leq V_{CC} - 1V$		1/10000		
	$I_{CM}/I_{OUT8}$ (low on-resistance)			1/6500		
	$I_{CM}/I_{OUT2,3,7,8,9,10}$ and 7,8 (high on-resistance)			1/2000		
$I_{CM\text{acc}}$	Current monitor accuracy $\text{acc}I_{CMOUT1,4,5,6,11}$ and 7 (low on-res.)	$0V \leq V_{CM} \leq V_{CC} - 1V$ ; $I_{OUT\text{min}} = 500\text{ mA}$ ; $I_{OUT4,5\text{max}} = 5.9\text{ A}$ ; $I_{OUT11\text{max}} = 4.9\text{ A}$ ; $I_{OUT1,6\text{max}} = 2.9\text{ A}$ ; $I_{OUT7\text{max}} = 1.4\text{ A}$		4 % + 1 % FS (1)	8 % + 2 % FS (1)	
	$\text{acc}I_{CMOUT2,3,8,9,10}$ and 7 (high on-res.)	$0V \leq V_{CM} \leq V_{CC} - 1V$ ; $I_{OUT.\text{min}} = 100\text{ mA}$ ; $I_{OUT2,3,9,10\text{max}} = 0.4\text{ A}$ ; $I_{OUT7\text{max}} = 0.3\text{ A}$ ; $I_{OUT8(\text{low rdson})\text{max}} = 0.6\text{ A}$ ; $I_{OUT8(\text{high rdson})\text{max}} = 0.3\text{ A}$				
$t_{cmb}$	Current monitor blanking time			32		$\mu\text{s}$

1. FS (full scale) =  $I_{OUT\text{max}} * I_{CM\text{r}}$

**Table 11. Charge pump**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{CP}$	Charge pump output voltage	$V_S = 6V$ ; $I_{CP} = -10\text{ mA}$	$V_S + 6$	$V_S + 7$	$V_S + 7.85$	V
		$V_S \geq 10V$ ; $I_{CP} = -15\text{ mA}$	$V_S + 11$	$V_S + 12$	$V_S + 13.5$	V

Table 11. Charge pump (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$I_{CP}$	Charge pump output current <sup>(1)</sup>	$V_{CP} = V_S + 10 \text{ V};$ $V_S = 13.5 \text{ V};$ $C_1 = C_2 = C_{CP} = 100 \text{ nF}$	25		47	mA
$I_{CPlim}$	Charge pump output current limitation <sup>(2)</sup>	$V_{CP} = V_S; V_S = 13.5 \text{ V};$ $C_1 = C_2 = C_{CP} = 100 \text{ nF}$	29		70	mA
$V_{CP\_low}$	Charge pump low threshold voltage		$V_S + 4.6$	$V_S + 5$	$V_S + 5.4$	V
$T_{CP}$	Charge pump low filter time			64		$\mu\text{s}$

1.  $I_{CP}$  is the minimum current the device can provide to an external circuit without  $V_{CP}$  going below  $V_S + 10 \text{ V}$

2.  $I_{CPlim}$  is the maximum current, which flows out of the device in case of a short to  $V_S$

## 2.6 Outputs OUT1 - OUT11, ECV, ECFD

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin.  $6 \text{ V} \leq V_S \leq 18 \text{ V}$ ,  $4.75 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$ ; all outputs open;  $T_j = -40 \text{ }^\circ\text{C}$  to  $150 \text{ }^\circ\text{C}$ , unless otherwise specified.

Table 12. On-resistance

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$r_{ON \text{ OUT1,6}}$	On-resistance to supply or GND	$V_S = 13.5 \text{ V}; T_{amb} = +25 \text{ }^\circ\text{C};$ $I_{OUT1,6} = \pm 1.5 \text{ A}$		300	400	$\text{m}\Omega$
		$V_S = 13.5 \text{ V}; T_{amb} = +125 \text{ }^\circ\text{C};$ $I_{OUT1,6} = \pm 1.5 \text{ A}$		450	600	$\text{m}\Omega$
$r_{ON \text{ OUT2,3}}$	On-resistance to supply or GND	$V_S = 13.5 \text{ V}; T_{amb} = +25 \text{ }^\circ\text{C};$ $I_{OUT2,3} = \pm 0.4 \text{ A}$		1600	2200	$\text{m}\Omega$
		$V_S = 13.5 \text{ V}; T_{amb} = +125 \text{ }^\circ\text{C};$ $I_{OUT2,3} = \pm 0.4 \text{ A}$		2500	3400	$\text{m}\Omega$
$r_{ON \text{ OUT4,5}}$	On-resistance to supply or GND	$V_S = 13.5 \text{ V}; T_{amb} = +25 \text{ }^\circ\text{C};$ $I_{OUT4,5} = \pm 3.0 \text{ A}$		150	200	$\text{m}\Omega$
		$V_S = 13.5 \text{ V}; T_{amb} = +125 \text{ }^\circ\text{C};$ $I_{OUT4,5} = \pm 3.0 \text{ A}$		225	300	$\text{m}\Omega$
$r_{ON \text{ OUT7}}$	On-resistance to supply in low resistance mode	$V_S = 13.5 \text{ V}; T_{amb} = +25 \text{ }^\circ\text{C};$ $I_{OUT7} = -0.8 \text{ A}$		500	700	$\text{m}\Omega$
		$V_S = 13.5 \text{ V}; T_{amb} = +125 \text{ }^\circ\text{C};$ $I_{OUT7} = -0.8 \text{ A}$		700	950	$\text{m}\Omega$
	On-resistance to supply in high resistance mode	$V_S = 13.5 \text{ V}; T_{amb} = +25 \text{ }^\circ\text{C};$ $I_{OUT7} = -0.2 \text{ A}$		1600	2400	$\text{m}\Omega$
		$V_S = 13.5 \text{ V}; T_{amb} = +125 \text{ }^\circ\text{C};$ $I_{OUT7} = -0.2 \text{ A}$		2500	3400	$\text{m}\Omega$

Table 12. On-resistance (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
r <sub>ON OUT8</sub>	On-resistance to supply in low resistance mode	V <sub>S</sub> = 13.5 V; T <sub>amb</sub> = +25 °C; I <sub>OUT8</sub> = -0.4 A		800	1200	mΩ
		V <sub>S</sub> = 13.5 V; T <sub>amb</sub> = +125 °C; I <sub>OUT8</sub> = -0.4 A		1200	1700	mΩ
	On-resistance to supply in high resistance mode	V <sub>S</sub> = 13.5 V; T <sub>amb</sub> = +25 °C; I <sub>OUT8</sub> = -0.2 A		1600	2400	mΩ
		V <sub>S</sub> = 13.5 V; T <sub>amb</sub> = +125 °C; I <sub>OUT8</sub> = -0.2 A		2500	3400	mΩ
r <sub>ON OUT9,10</sub>	On-resistance to supply	V <sub>S</sub> = 13.5 V; T <sub>amb</sub> = +25 °C; I <sub>OUT9,10</sub> = -0.4 A		1600	2200	mΩ
		V <sub>S</sub> = 13.5 V; T <sub>amb</sub> = +125 °C; I <sub>OUT9,10</sub> = -0.4 A		2500	3400	mΩ
r <sub>ON OUT11</sub>	On-resistance to supply	V <sub>S</sub> = 13.5 V; T <sub>amb</sub> = +25 °C; I <sub>OUT11</sub> = -3.0 A		100	140	mΩ
		V <sub>S</sub> = 13.5 V; T <sub>amb</sub> = +125 °C; I <sub>OUT11</sub> = -3.0 A		140	190	mΩ
r <sub>ON ECV,ECFD</sub>	On-resistance to GND	V <sub>S</sub> = 13.5 V; T <sub>amb</sub> = +25 °C; I <sub>OUTECV,ECFD</sub> = +0.4 A		1600	2200	mΩ
		V <sub>S</sub> = 13.5 V; T <sub>amb</sub> = +125 °C; I <sub>OUTECV,ECFD</sub> = +0.4 A		2500	3400	mΩ
I <sub>QLH</sub>	Switched-off output current high side drivers of OUT1-6,9-11	V <sub>OUT</sub> = 0 V; standby mode	-5	-2		μA
		V <sub>OUT</sub> = 0 V; active mode	-10.2	-7		μA
I <sub>QLH7,8</sub>	Switched-off output current high side drivers of OUT7,8	V <sub>OUT</sub> = 0 V; standby mode	-5	-2		μA
		V <sub>OUT</sub> = 0 V; active mode	-15	-10		μA
I <sub>QLL</sub>	Switched-off output current low side drivers of OUT1-6	V <sub>OUT</sub> = V <sub>S</sub> ; standby mode		80	165	μA
		V <sub>OUT</sub> = V <sub>S</sub> - 0.5 V; active mode	-10	-7		μA
	Switched-off output current low side drivers of ECV	V <sub>OUT</sub> = V <sub>S</sub> ; standby mode	-15		15	μA
		V <sub>OUT</sub> = V <sub>S</sub> - 0.5 V; active mode	-10	-7		μA
	Switched-off output current low side drivers of ECFD	V <sub>OUT</sub> = 4 V; standby mode		80	165	μA
		V <sub>OUT</sub> = 4 V; active mode	-10		10	μA

Table 13. Power outputs switching times

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$t_{d\ ON\ H}$	Output delay time high side driver on (all OUT except OUT <sub>7,8</sub> )	$V_S = 13.5\ V; V_{CC} = 5\ V;$ corresponding low side driver is not active <sup>(1)(2)(3)</sup>	10	40	80	$\mu s$
	Output delay time high side driver on (OUT <sub>7,8</sub> in high R <sub>DS(on)</sub> mode)		15	35	60	$\mu s$
	Output delay time high side driver on (OUT <sub>7,8</sub> in low R <sub>DS(on)</sub> mode)		10	35	80	$\mu s$
$t_{d\ OFF\ H}$	Output delay time high side driver off (OUT <sub>1,4,5,6,11</sub> )	$V_S = 13.5\ V;$ $V_{CC} = 5\ V^{(1)(2)(3)}$	50	150	300	$\mu s$
	Output delay time high side driver off (OUT <sub>2,3,7,8,9,10</sub> )		40	70	100	$\mu s$
$t_{d\ ON\ L}$	Output delay time low side driver on	$V_S = 13.5\ V; V_{CC} = 5\ V;$ corresponding low side driver is not active <sup>(1)(2)(3)</sup>	15	30	70	$\mu s$
$t_{d\ OFF\ L}$	Output delay time low side driver (OUT <sub>1-6</sub> ) off	$V_S = 13.5\ V; V_{CC} = 5\ V$ <sup>(1)(2)(3)</sup>	40	150	300	$\mu s$
	Output delay time low side driver (ECV, ECFD) off	$V_S = 13.5\ V;$ $V_{CC} = 5\ V^{(1)(2)(3)}$	15	45	88	$\mu s$
$t_{d\ HL}$	Cross current protection time (OUT <sub>1-6</sub> )	$t_{cc\ ONLS\_OFFHS} - t_{d\ OFF\ H}^{(4)}$	40	200	400	$\mu s$
$t_{d\ LH}$		$t_{cc\ ONHS\_OFFLS} - t_{d\ OFF\ L}^{(4)}$				
$dV_{OUT}/dt$	Slew rate of OUT <sub>x</sub> , ECV, ECFD	$V_S = 13.5\ V;$ $V_{CC} = 5\ V^{(1)(2)(3)}$	0.08	0.2	0.6	V/ $\mu s$
$f_{PWMx(low)}$	Low PWM switching frequency	$V_S = 13.5\ V; V_{CC} = 5\ V$		122		Hz
$f_{PWMx(high)}$	High PWM switching frequency	$V_S = 13.5\ V; V_{CC} = 5\ V$		244		Hz

- $R_{load} = 16\ \Omega$  at OUT<sub>1,6</sub> and OUT<sub>7,8</sub> in low on-resistance mode
- $R_{load} = 4\ \Omega$  at OUT<sub>4,5,11</sub>
- $R_{load} = 64\ \Omega$  at OUT<sub>2,3,4,9,10</sub> ECV, ECFD and OUT<sub>7,8</sub> in high on-resistance mode
- $t_{cc}$  is the switch-on delay time if complement in half bridge has to switch off

Table 14. Current monitoring

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$ I_{OC1} ,$ $ I_{OC6} $	Overcurrent threshold to supply or GND	$V_S = 13.5\ V;$ $V_{CC} = 5\ V;$ sink and source	3		5.3	A
$ I_{OC2} ,$ $ I_{OC3} ,$ $ I_{OCECFD} $			0.5		1.0	A
$ I_{OC4} ,$ $ I_{OC5} $			6		9.2	A

Table 14. Current monitoring (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit	
I <sub>OC7</sub>	Overcurrent threshold to supply in low on-resistance mode	V <sub>S</sub> = 13.5 V; V <sub>CC</sub> = 5 V; source	1.5		2.5	A	
	Overcurrent threshold to supply in high on-resistance mode		0.35		0.65	A	
I <sub>OC8</sub>	Overcurrent threshold to supply in low on-resistance mode		0.7		1.3	A	
	Overcurrent threshold to supply in high on-resistance mode		0.35		0.65	A	
I <sub>OC9</sub>  ,  I <sub>OC10</sub>	Overcurrent threshold to supply		0.5		1.0	A	
			I <sub>OC11</sub>	5		7.5	A
I <sub>OCECV</sub>	Output current limitation to GND		V <sub>S</sub> = 13.5 V; V <sub>CC</sub> = 5 V; sink	0.5		1.0	A
t <sub>FOC</sub>	Filter time of overcurrent signal		Duration of overcurrent condition to set the status bit	10	55	100	μs
f <sub>rec0</sub>	Recovery frequency for OC; recovery frequency bit = 0			1		4	kHz
f <sub>rec1</sub>	Recovery frequency for OC; recovery frequency bit = 1			2		6	kHz
I <sub>OLD1</sub>  ,  I <sub>OLD6</sub>	Undercurrent threshold to supply or GND		V <sub>S</sub> = 13.5 V; V <sub>CC</sub> = 5 V; sink and source	8	30	80	mA
		I <sub>OLD2</sub>  ,  I <sub>OLD3</sub>  ,  I <sub>OLDECFD</sub>		10	20	30	mA
		I <sub>OLD4</sub>  ,  I <sub>OLD5</sub>		60	150	300	mA
I <sub>OLD7</sub>	Undercurrent threshold to supply in low on-resistance mode	15		40	60	mA	
	Undercurrent threshold to supply in high on-resistance mode	5		10	15	mA	
I <sub>OLD8</sub>	Undercurrent threshold to supply in low on-resistance mode	10		30	45	mA	
	Undercurrent threshold to supply in high on-resistance mode	5		10	15	mA	
I <sub>OLD9</sub>  ,  I <sub>OLD10</sub>	Undercurrent threshold to supply	10		20	30	mA	
		I <sub>OLD11</sub>		30	150	300	mA

Table 14. Current monitoring (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$ I_{OLDECv} $	Undercurrent threshold to GND	$V_S = 13.5\text{ V};$ $V_{CC} = 5\text{ V};$ sink	10	20	30	mA
$t_{FOL}$	Filter time of open-load signal	Duration of open-load condition to set the status bit	0.5	2.0	3.0	ms

## 2.7 H-bridge driver

Table 15. Gate drivers for the external Power-MOS (H-bridge)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
Drivers for external high-side Power-MOS						
$I_{GHx(Ch)}$	Average charge current (charge stage)	$T_j = 25\text{ °C}$		0.3		A
$R_{GHx}$	On-resistance (discharge-stage)	$V_{SHx} = 0\text{ V}; I_{GHx} = 50\text{ mA};$ $T_j = 25\text{ °C}$	4	6	8	$\Omega$
		$V_{SHx} = 0\text{ V}; I_{GHx} = 50\text{ mA};$ $T_j = 125\text{ °C}$		8	10	$\Omega$
$V_{GHxH}$	Gate-on voltage	Outputs floating	$V_{SHx} + 8$	$V_{SHx} + 10$	$V_{SHx} + 11.5$	V
$R_{GSHx}$	Passive gate-clamp resistance	$V_{GHx} = 0.5\text{ V}$		15		k $\Omega$
Drivers for external low-side Power-MOS						
$I_{GLx(Ch)}$	Average charge-current (charge stage)	$T_j = 25\text{ °C}$		0.3		A
$R_{GLx}$	On-resistance (discharge-stage)	$V_{SLx} = 0\text{ V}; I_{GHx} = 50\text{ mA};$ $T_j = 25\text{ °C}$	4	6	8	$\Omega$
		$V_{SLx} = 0\text{ V}; I_{GHx} = 50\text{ mA};$ $T_j = 125\text{ °C}$		8	10	$\Omega$
$V_{GHLx}$	Gate-on voltage	Outputs floating	$V_{SLx} + 8$	$V_{SLx} + 10$	$V_{SLx} + 11.5$	V
$R_{GSLx}$	Passive gate-clamp resistance			15		k $\Omega$

Table 16. Gate drivers for the external Power-MOS switching times

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$T_{G(HL)xHL}$	Propagation delay time high to low (switch mode) <sup>(1)</sup>	$V_S = 13.5\text{ V}; V_{SHx} = 0;$ $R_G = 0\ \Omega; C_G = 2.7\text{ nF}$		1.5		$\mu\text{s}$
$T_{G(HL)xLH}$	Propagation delay time low to high (switch mode) <sup>(1)</sup>	$V_S = 13.5\text{ V}; V_{SLx} = 0;$ $R_G = 0\ \Omega; C_G = 2.7\text{ nF}$		1.5		$\mu\text{s}$

**Table 16. Gate drivers for the external Power-MOS switching times**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$I_{GHxrmax}$	Maximum charge current (current mode)	$V_S = 13.5\text{ V}; V_{SHx} = 0;$ $V_{GHx} = 1\text{ V};$ $SLEW < 4:0 \geq 1 F_H$	24.5	31	38.5	mA
$I_{GHxfmax}$	Maximum discharge current (current mode)	$V_S = 13.5\text{ V}; V_{SHx} = 0;$ $V_{GHx} = 2\text{ V};$ $SLEW < 4:0 \geq 1 F_H$	18.5	25	33	mA
$dI_{GHxr}$	Charge current accuracy	$V_S = 13.5\text{ V}; V_{SHx} = 0;$ $V_{GHx} = 1\text{ V}$	See <a href="#">Figure 6</a>			
$dI_{GHxf}$	Discharge current accuracy	$V_S = 13.5\text{ V}; V_{SHx} = 0;$ $V_{GHx} = 2\text{ V}$	See <a href="#">Figure 7</a>			
$V_{DSHxrSW}$	Switching Voltage ( $V_S - V_{SH}$ ) between current mode and switch mode (rising)	$V_S = 13.5\text{ V}$		1.5		V
$V_{TDSHxf}^{(2)}$	Trigger Voltage to sample the $V_{GSH}$ for switching between switch mode and current mode (falling)	$V_S = 13.5\text{ V}; V_{GHx} = 4\text{ V}$		1.5		V
$V_{TGSHxacc}^{(2)}$	Sampled trigger voltage accuracy	$V_S = 13.5\text{ V}; V_{SHx} = 0$		1		V
$t_{0GHxr}$	Rise time (switch mode)	$V_S = 13.5\text{ V}; V_{SHx} = 0;$ $R_G = 0\ \Omega; C_G = 2.7\text{ nF}$		45		ns
$t_{0GHxf}$	Fall time (switch mode)	$V_S = 13.5\text{ V}; V_{SHx} = 0;$ $R_G = 0\ \Omega; C_G = 2.7\text{ nF}$		85		ns
$t_{0GLxr}$	Rise time	$V_S = 13.5\text{ V}; V_{SLx} = 0;$ $R_G = 0\ \Omega; C_G = 2.7\text{ nF}$		45		ns
$t_{0GLxf}$	Fall time	$V_S = 13.5\text{ V}; V_{SLx} = 0;$ $R_G = 0\ \Omega; C_G = 2.7\text{ nF}$		85		ns
$t_{CCP}$	Programmable cross-current protection time		0.1		5	$\mu\text{s}$
$f_{PWMH}$	PWMH switching frequency <sup>(1)</sup>	$V_S = 13.5\text{ V}; V_{SLx} = 0;$ $R_G = 0\ \Omega; C_G = 2.7\text{ nF};$ PWMH - duty cycle = 50 %			50	kHz

1. Without cross-current protection time  $t_{CCP}$
2. Parameter not tested, typical value validated by characterization.

Figure 6. IGHxr ranges




Figure 7. IGHxf ranges







Figure 8. H-driver delay times



GAPGCFT00069

Table 17. Drain source monitoring

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{SCd1}$	Drain-source threshold voltage	$V_S = 13.5 \text{ V}$	0.3	0.5	0.7	V
$V_{SCd2}$	Drain-source threshold voltage	$V_S = 13.5 \text{ V}$	0.8	1	1.2	V
$V_{SCd3}$	Drain-source threshold voltage	$V_S = 13.5 \text{ V}$	1.2	1.5	1.8	V
$V_{SCd4}$	Drain-source threshold voltage	$V_S = 13.5 \text{ V}$	1.6	2	2.4	V
$t_{SCd}$	Drain-source monitor filter time		3	5.5	8	$\mu\text{s}$
$t_{scs}$	Drain-source comparator settling time	$V_S = 13.5 \text{ V}; V_{SH} = \text{jump from GND to } V_S$	—		5	$\mu\text{s}$

Table 18. Open-load monitoring

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
V <sub>ODSL</sub>	Low-side drain-source monitor low off-threshold voltage	V <sub>SLx</sub> = 0 V; V <sub>S</sub> = 13.5 V	0.14 * V <sub>S</sub>	0.18 * V <sub>S</sub>	0.21 * V <sub>S</sub>	V
V <sub>ODSH</sub>	Low-side drain-source monitor high off-threshold voltage	V <sub>SLx</sub> = 0 V; V <sub>S</sub> = 13.5 V	0.75 * V <sub>S</sub>	0.85 * V <sub>S</sub>	0.95 * V <sub>S</sub>	V
V <sub>OLSHx</sub>	Output voltage of selected SHx in open-load test mode	V <sub>SLx</sub> = 0 V; V <sub>S</sub> = 13.5 V		0.5 * V <sub>S</sub>		V
R <sub>pdOL</sub>	Pull-down resistance of the non-selected SHx pin in open-load mode	V <sub>SLx</sub> = 0 V; V <sub>S</sub> = 13.5 V; V <sub>SHx</sub> = 4.5 V		20		kΩ
T <sub>OL</sub>	Open-load filter time			2		ms

## 2.8 Electrochrome mirror driver

Table 19. Electrochrome mirror driver

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
V <sub>CTRLmax</sub>	Maximum EC-control voltage	Bit0 = 1 control reg. 2 <sup>(1)</sup>	1.4		1.6	V
		Bit0 = 0 control reg. 2 <sup>(1)</sup>	1.12		1.28	V
DNL <sub>ECV</sub> <sup>(2)</sup>	Differential non linearity		-1		1	LSB <sup>(3)</sup>
dV <sub>ECV</sub>	Voltage deviation between target and ECV	dV <sub>ECV</sub> = V <sub>target</sub> <sup>(4)</sup> - V <sub>ECV</sub> ;  I <sub>ECDR</sub>   < 1 μA	-5 % - 1LSB <sup>(3)</sup>		+5 % + 1LSB <sup>(3)</sup>	mV
dV <sub>ECVnr</sub>	Difference voltage between target and ECV sets flag if V <sub>ECV</sub> is	below it above it	dV <sub>ECV</sub> = V <sub>target</sub> <sup>(4)</sup> - V <sub>ECV</sub> ; toggle bitx = 1 status reg. x		120	mV
dV <sub>ECVhi</sub>					-120	mV
t <sub>FECVNR</sub>	ECV <sub>NR</sub> filter time			32		μs
t <sub>FECVHI</sub>	ECV <sub>HI</sub> filter time			32		μs
V <sub>ECDRminHIGH</sub>	Output voltage range	I <sub>ECDR</sub> = -10 μA	4.5		5.5	V
V <sub>ECDRmaxLOW</sub>		I <sub>ECDR</sub> = 10 μA	0		0.7	V
I <sub>ECDR</sub>	Current into ECDR	V <sub>target</sub> <sup>(4)</sup> > V <sub>ECV</sub> + 500 mV; V <sub>ECDR</sub> = 3.5 V	-100		-10	μA
		V <sub>target</sub> <sup>(4)</sup> < V <sub>ECV</sub> - 500 mV; V <sub>ECDR</sub> = 1.0 V; V <sub>target</sub> = 0 V; V <sub>ECV</sub> = 0.5 V	10		100	μA
R <sub>ecdrdis</sub>	Pull-down resistance at ECDR in fast discharge mode and while EC-mode is off	V <sub>ECDR</sub> = 0.7 V; ECON = '1'; EC<5:0> = 0 or ECON = '0'			10	kΩ
DNL <sub>ECFD</sub> <sup>(2)</sup>	Differential Non Linearity		-1		1	LSB <sup>(3)</sup>
dVECFDI	Voltage deviation between target and ECFD	dVECFD = V <sub>target</sub> <sup>(4)</sup> - V <sub>ECFD</sub> ; I <sub>ECFD</sub> < TBD mA	-5 %- 1LSB <sup>(3)</sup>		+5 % + 1LSB <sup>(3)</sup>	mV