



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China




Octal half-bridge driver with SPI control for automotive application

Features

- 8 half bridges
- $R_{ON} = \text{typ. } 0.9 \Omega \text{ (HS), } 0.64 \Omega \text{ (LS)}$
@ $T_j = 25 \text{ }^\circ\text{C}$
- Current limit of each output at min. 0.8 A
- Intrinsic DC/DC step up converter driving an external MOSFET
- PWM mode option for all half bridges for hold current
- Internal PWM generation
- Two current monitor outputs
- SPI interface for data communication
- Temperature warning
- All outputs overtemperature protected
- All outputs short circuit protected
- V_{CC} supply voltage 3.0 to 5.3 V
- Very low current consumption in standby mode typ. 5 μA
- V_S operating range compliant: 6 V – 18 V

Applications

- Stepper motor driver and / or DC
- Intended to drive HVAC flaps



Description

The L99MD01 is an octal half-bridge driver for automotive applications.

The device is intended to drive DC and/or stepper motors. Using the boost converter it's possible to drive 4 stepper motors simultaneously. Without boost converter the system is able to run 3 stepper motors in sequential mode or 2 stepper motors simultaneously. The octal half bridge configuration allows also to drive 4 DC-motors simultaneously and 7 DC-motors sequentially.

The integrated 24 bit standard Serial Peripheral Interface (SPI) controls all outputs and provides diagnostic information: normal operation, open-load in on-state, overcurrent, temperature warning and overtemperature.

Table 1. Device summary

| Package | Order codes | |
|-------------|-------------|---------------|
| | Tube | Tape and reel |
| PowerSSO-36 | L99MD01XP | L99MD01XPTR |

Contents

| | | |
|----------|---|-----------|
| 1 | Block diagram | 6 |
| 2 | Detailed description | 7 |
| 2.1 | Power supply: V_{CC} | 7 |
| 2.2 | Power supply: V_{SA} , V_{SB} | 7 |
| 2.3 | Standby mode | 7 |
| 2.4 | PWM mode | 7 |
| 2.5 | SMPS Switched Mode Power Supply | 8 |
| 2.6 | Current monitor | 8 |
| 2.7 | Inductive loads | 8 |
| 2.8 | Diagnostic functions | 8 |
| 2.9 | Temperature warning and thermal shutdown | 9 |
| 2.10 | V_S , V_{S2} , V_{SA} , V_{SB} monitoring | 9 |
| 2.11 | Open-load detection | 9 |
| 2.12 | Overload detection | 10 |
| 2.13 | Cross-current protection | 10 |
| 3 | Pin definitions and functions | 11 |
| 4 | Electrical specifications | 13 |
| 4.1 | Absolute maximum ratings | 13 |
| 4.2 | ESD protection | 13 |
| 4.3 | Thermal data | 14 |
| 4.4 | Electrical characteristics | 14 |
| 4.4.1 | SPI electrical characteristics | 19 |
| 4.4.2 | SPI timing parameter definition | 21 |
| 5 | Functional description of the SPI | 22 |
| 5.1 | Signal description | 22 |
| 5.1.1 | Serial clock (SCK) | 22 |
| 5.1.2 | Serial data input (SDI) | 22 |
| 5.2 | SPI communication flow | 24 |

| | | |
|-----------|--|-----------|
| 5.2.1 | General description | 24 |
| 5.2.2 | Command byte | 24 |
| 5.3 | Write operation | 27 |
| 5.4 | Read operation | 27 |
| 5.5 | Read and clear status operation | 27 |
| 5.6 | Read device information | 28 |
| 6 | SPI control and status register | 29 |
| 6.1 | Control status register | 30 |
| 7 | Application examples | 39 |
| 8 | Package and PCB thermal data | 48 |
| 8.1 | PowerSSO-36 thermal data | 48 |
| 9 | Package information | 50 |
| 9.1 | ECOPACK [®] package | 50 |
| 9.2 | PowerSSO-36 [™] mechanical data | 50 |
| 9.3 | Packing information | 52 |
| 10 | Revision history | 53 |

List of tables


| | | |
|-----------|---|----|
| Table 1. | Device summary | 1 |
| Table 2. | V_S , V_{S2} , V_{SA} , V_{SB} monitoring | 9 |
| Table 3. | Pin description | 11 |
| Table 4. | Absolute maximum ratings | 13 |
| Table 5. | ESD protection | 13 |
| Table 6. | Operating junction temperature | 14 |
| Table 7. | Temperature warning and thermal shutdown | 14 |
| Table 8. | Supply | 14 |
| Table 9. | Overvoltage and undervoltage detection | 15 |
| Table 10. | Switches | 16 |
| Table 11. | Current monitor output | 17 |
| Table 12. | Current monitor dynamic characteristics | 18 |
| Table 13. | SMPS switched mode power supply gate driver output | 18 |
| Table 14. | Oscillator | 19 |
| Table 15. | DC characteristics | 19 |
| Table 16. | AC characteristics | 20 |
| Table 17. | Dynamic characteristics | 20 |
| Table 18. | Command byte (8 bit) | 24 |
| Table 19. | Data byte | 24 |
| Table 20. | Operating code definition | 24 |
| Table 21. | Global status byte | 25 |
| Table 22. | Reset | 26 |
| Table 23. | RAM memory map | 29 |
| Table 24. | ROM memory map (access with OC0 and OC1 set to '1') | 29 |
| Table 25. | Control status register | 30 |
| Table 26. | Control register 1 | 31 |
| Table 27. | Control register 2 | 32 |
| Table 28. | Control register 3 | 32 |
| Table 29. | Wobble | 33 |
| Table 30. | Frequency deviation | 33 |
| Table 31. | Control register 4 | 34 |
| Table 32. | Ratio for CURR2 | 34 |
| Table 33. | Ratio for CURR1 | 34 |
| Table 34. | Control register 5 | 35 |
| Table 35. | Control register 6 | 36 |
| Table 36. | Status register 0 | 37 |
| Table 37. | Status register 1 | 37 |
| Table 38. | Status register 2 | 38 |
| Table 39. | PowerSSO-36 mechanical data | 51 |
| Table 40. | Document revision history | 53 |

List of figures

| | | |
|------------|--|----|
| Figure 1. | Detailed block diagram | 6 |
| Figure 2. | Power on reset | 7 |
| Figure 3. | Pin connection (top view- not in scale) | 12 |
| Figure 4. | Output turn-on/off delays and slew rates | 17 |
| Figure 5. | SMPS timings | 19 |
| Figure 6. | SPI timing | 21 |
| Figure 7. | Clock polarity and clock phase | 22 |
| Figure 8. | SPI frame structure. | 23 |
| Figure 9. | Indication of the global error flag on SDO when CSN is low and SCK is stable. | 26 |
| Figure 10. | Driving 4 bipolar stepper motors simultaneously | 39 |
| Figure 11. | Driving 2 bipolar stepper motors simultaneously and 3 DC-motors sequentially | 40 |
| Figure 12. | Driving 2 bipolar stepper motors simultaneously | 41 |
| Figure 13. | Driving 1 bipolar stepper motor and 2 DC-motors simultaneously | 42 |
| Figure 14. | Driving 3 bipolar stepper motors sequentially | 43 |
| Figure 15. | Driving 4 DC-motors simultaneously | 44 |
| Figure 16. | Driving 3 DC-motors simultaneously and 2 DC-motors sequentially | 45 |
| Figure 17. | Driving 7 DC-motors sequentially | 45 |
| Figure 18. | Driving simultaneously 4 unipolar winded stepper motors in bipolar mode | 46 |
| Figure 19. | Cost saving impact using L99MD01 as stepper motor driver inside HVAC systems | 47 |
| Figure 20. | PowerSSO-36 PC board. | 48 |
| Figure 21. | PowerSSO-36 thermal impedance junction ambient | 49 |
| Figure 22. | PowerSSO-36™ package dimensions | 50 |
| Figure 23. | PowerSSO-36 tube shipment (no suffix) | 52 |
| Figure 24. | PowerSSO-36 tape and reel shipment (suffix "TR") | 52 |

1 Block diagram

Figure 1. Detailed block diagram




2 Detailed description

2.1 Power supply: V_{CC}

The supply voltage V_{CC} (3.3 V / 5 V) supplies the whole device. In case of power-on (V_{CC} increases from undervoltage to $V_{POR\ OFF} = 2.75$ V, typical) the circuit is initialized by an internally generated power-on-reset (POR). If the voltage V_{CC} decreases under the minimum threshold ($V_{POR\ ON} = 2.55$ V, typical), the outputs are switched off in 3-state (high impedance). The status registers are cleared and the control registers are reset to their default.

Figure 2. Power on reset



2.2 Power supply: V_{SA} , V_{SB}

Each V_{SA} and V_{SB} supplies 4 half bridges independently.

$V_{SA} \rightarrow$ Out 1 to Out 4

$V_{SB} \rightarrow$ Out 5 to Out 8

2.3 Standby mode

The standby mode of the L99MD01 is activated by EN pin to low. The inputs and outputs are switched off. The status registers are cleared and the control registers are reset to their default values.

In the standby mode the current consumption is typ. 5 μ A.

2.4 PWM mode

The PWM Mode is intended to generate a hold current for stepper motors.

PWM frequency typ. 100 Hz.

Duty cycle (SPI 2bit): 15 %, 30 %, 45 % and 60 %.

Each half-bridge is independently addressable (SPI 8bit).

2.5 SMPS Switched Mode Power Supply

External MOSFET

Spread spectrum technique:

- Wobble oscillator, programmable by SPI (1.95 K / 3.9 K / 7.8 K / 15.6 KHz).
- Frequency modulation programmable by SPI (0 / 5 / 10 / 20%).

V_{S2} level concept:

- Microcontroller measuring pulse of SMPS frequency (dependent on internal oscillator frequency).
Due to the Oscillator frequency of L99MD01 the μ C can calculate the on/off counts to program the SMPS frequency and duty cycle.
- Microcontroller sending by SPI SMPS 6-bit on counter value, microcontroller sending by SPI SMPS 6-bit off counter value.
Basing on the on and off counter value the duty cycle and the SMPS frequency can be programmed.

The V_{S2} voltage is strongly related to the duty cycle of SMPS.

2.6 Current monitor

The current monitor output sources a current image at the current monitor output which has a programmable ratio (1/250, 1/500, 1/750, 1/1000) of the instantaneous current of the selected half bridge (high-side or low-side). Via SPI it can be programmed which of the outputs are multiplexed to the current monitor output.

The current monitor output allows a more precise analysis of the actual state of the load rather than the detection of an open or overload condition. For example this can be used to detect the motor state (starting, free-running, stalled).

2.7 Inductive loads

Each half bridge is built by an internally connected high-side and a low-side power DMOS transistor. Due to the built-in reverse diodes of the output transistors, inductive loads can be driven at the outputs.

2.8 Diagnostic functions

All diagnostic functions (over/open-load, temperature warning and thermal shutdown, over/undervoltage) are internally filtered and the condition has to be valid for at least 32 μ s (open-load: typ. 2 ms, respectively) before the corresponding status bit in the status registers is set. The filters are used to improve the noise immunity of the device. Open-load and temperature warning function are intended for information purpose and not changes the state of the output drivers. On contrary, the overload and thermal shutdown condition disables the corresponding driver (overload) or all drivers (thermal shutdown), respectively. The microcontroller has to clear the overcurrent status bit to reactivate the corresponding driver.

2.9 Temperature warning and thermal shutdown

If the junction temperature rises above $T_{jTW ON}$ a temperature warning flag is set and is detectable via the SPI. If the junction temperature increases above the second threshold $T_{jSD ON}$, the thermal shutdown bit is set and power DMOS transistors of all output stages are switched off to protect the device. Temperature warning flag and thermal shutdown bits are latched. In order to reactivate the output stages, the junction temperature must decrease below $T_{jSD ON}$ and the thermal shutdown bit has to be cleared by the microcontroller.

2.10 V_S , V_{S2} , V_{SA} , V_{SB} monitoring

| | |
|------------------------|---|
| V_S undervoltage: | Status bit is set. All outputs and SMPS are switched off. The microcontroller needs to clear the status bits to reactivate the drivers and SMPS. |
| V_S overvoltage: | Status bit is set. All outputs are switched off (default). The microcontroller needs to clear the status bits to reactivate the drivers. Can be deactivated via SPI. |
| V_{SA} undervoltage: | Status bit is set. Out 1 to Out 8 are switched off. The microcontroller needs to clear the status bits to reactivate the drivers. |
| V_{SB} undervoltage: | Status bit is set. Out 1 to Out 8 are switched off. The microcontroller needs to clear the status bits to reactivate the drivers. |
| V_{S2} undervoltage: | Status bit is set. Only if SPMS is active. The microcontroller needs to clear the status bits to reactivate SMPS |
| V_{S2} overvoltage: | Status bit is set. SMPS is switched off (default). The microcontroller needs to clear the status bits to reactivate SMPS. If the V_{S2} recovery bit is set, and the V_{S2} voltage falls below the threshold, the SMPS goes in active mode and the status bit is cleared. |

Table 2. V_S , V_{S2} , V_{SA} , V_{SB} monitoring

| | 'typ | SMPS | Out x |
|-----------------------|--------------|-----------------------------------|------------------------|
| V_S undervoltage | 5.7 V | Status + off | Status + off |
| V_S overvoltage | 22.0 V | X | Status + (off or mask) |
| V_{SA} undervoltage | 5.7 V | X | Status + off |
| V_{SB} undervoltage | 5.7 V | X | Status + off |
| V_{S2} undervoltage | $V_S + 1.5V$ | Status | X |
| V_{S2} overvoltage | 35.0 V | Status + (off or (off+ recovery)) | |

2.11 Open-load detection

The open-load detection monitors the load current in each activated output stage. If the load current is below the open-load detection threshold for at least 2 ms (t_{dOL}) the corresponding open load bit is set in the status register. Due to mechanical/electrical inertia of typical loads a short activation of the outputs (e.g. 3 ms) can be used to test the open-load status without changing the mechanical/electrical state of the loads.

2.12 Overload detection

In case of an overcurrent condition, a flag is set in the corresponding status register. If the overcurrent signal is valid for at least $t_{ISC} = 32 \mu\text{s}$, the overcurrent flag is set and the corresponding switch is switched off to reduce the power dissipation and to protect the integrated circuit. The microcontroller has to clear the status bit to reactivate the corresponding driver.

2.13 Cross-current protection

The device is cross-current protected by an internal delay time. If one driver (LS or HS) is turned-off the activation of the other driver of the same half bridge are automatically delayed by the cross-current protection time. After the cross-current protection time is expired the slew-rate limited switch-off phase of the driver is changed to a fast turn-off phase and the opposite driver is turned-on with slew-rate limitation. Due to this behavior it is always guaranteed that the previously activated driver is totally turned-off before the opposite driver starts to conduct. If wrong SPI commands try to turn-on both driver (LS and HS) simultaneously, the high-side and the low-side are (or stay) deactivated (3-state).

3 Pin definitions and functions


Table 3. Pin description

| Pin | Symbol | Function |
|------------------------------|--------------------|---|
| 1, 18, 19, 36 | P _{GND} | Power ground: reference potential |
| 9 | A _{GND} | Analog ground: reference potential |
| 27 | D _{GND} | Digital ground: reference potential |
| 6, 10, 13 | N.C. | Not connected |
| | | Exposed pad: reference potential connected to P _{GND} |
| 2, 3, 16, 17, 20, 21, 34, 35 | OUT 1 - 8 | Half bridge-output: the output is built by a high-side and a low-side switch, which are internally connected. The output stage of both switches is a power DMOS transistor. Each driver has an internal parasitic reverse diode (bulk-drain-diode: high-side driver from output to V _{Sx} , low-side driver from P _{GND} to output). |
| 29 | V _{CC} | Logic voltage supply 3.3 V / 5 V For this input a ceramic capacitor as close as possible to A _{GND} is recommended |
| 4, 5, 32, 33 | V _{SA} | Power supply voltage for OUT 1 to 4 (external reverse protection required): For this input a ceramic capacitor as close as possible to P _{GND} is recommended. Important: for the capability of driving the full current at the outputs all pins of V _{SA} must be externally connected! |
| 14, 15, 22, 23 | V _{SB} | Power supply voltage for OUT 5 to 8 (external reverse protection required): For this input a ceramic capacitor as close as possible to P _{GND} is recommended. Important: for the capability of driving the full current at the outputs all pins of V _{SA} must be externally connected! |
| 11 | V _{S2MON} | V _{S2} monitoring |
| 12 | V _S | V _S supply and monitoring |
| 25 | SMPS | SMPS gate driver. For overcurrent and overvoltage protection a external resistor is recommended |
| 7, 8 | CURR1 / 2 | Current monitor 1 / 2 |
| 31 | EN | Enable the L99MD01 |
| 28 | DI | SPI data in: the input requires CMOS logic levels and receives serial data from the microcontroller. The data is a 24 bit control word and the most significant bit (MSB) is transferred first. |
| 26 | DO | SPI data out: the diagnosis data is available via the SPI and this 3-state output. The output remains in 3-state, if the chip is not selected by the input CSN (CSN = high) |

Table 3. Pin description (continued)

| Pin | Symbol | Function |
|-----|--------|---|
| 24 | CSN | SPI CSN chip select: this input is active low and requires CMOS logic levels. The serial data transfer between the L99MD01 and micro controller is enabled by pulling the input CSN to low level. |
| 30 | SCK | SPI serial clock input: this input controls the internal shift register of the SPI and requires CMOS logic levels. |

Figure 3. Pin connection (top view- not in scale)



4 Electrical specifications

4.1 Absolute maximum ratings

Table 4. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|----------------------------------|---|------------------------|------|
| V_S | DC supply voltage | -0,3...28 | V |
| | Single pulse $t_{max} < 400$ ms | 40 | V |
| V_{S2} V_{SA} V_{SB} | DC supply voltage | -0,3...38 | V |
| | Single pulse $t_{max} < 400$ ms | 40 | V |
| V_{CC} | Stabilized supply voltage, logic supply | -0.3 to 5.5 | V |
| EN DI DO SCK CSN | Digital input / output voltage | -0.3 to $V_{CC} + 0.3$ | V |
| CURR1/2 | Current monitor output | -0.3 to $V_{CC} + 0.3$ | |
| OUT 1-8 | Output current capability | ± 2 | A |
| SMPS | SMPS is not overcurrent protected, external resistor can be used for protection and EMC optimizations | | |

Note: All maximum ratings are absolute ratings. Leaving the limitation of any of these values may cause an irreversible damage of the integrated circuit!

4.2 ESD protection

Table 5. ESD protection

| Parameter | Value | Unit |
|---|---------------|------|
| All pins | $\pm 2^{(1)}$ | kV |
| Output Pins: OUT1 – 8, V_S , V_{SA} , V_{SB} , V_{S2} , | $\pm 4^{(2)}$ | kV |

1. HBM according to EIA/JESD22-A114-E.
2. HBM with all unzapped pins grounded.

4.3 Thermal data

Table 6. Operating junction temperature

| Symbol | Parameter | Value | Unit |
|--------|--------------------------------|------------|------|
| T_j | operating junction temperature | -40 to 150 | °C |

Table 7. Temperature warning and thermal shutdown

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|---------------|--|------|------|------|------|
| $T_{jTW\ ON}$ | temperature warning threshold junction temperature T_j increasing | - | - | 150 | °C |
| $T_{jSD\ ON}$ | thermal shutdown threshold junction temperature T_j increasing | - | - | 170 | °C |

4.4 Electrical characteristics

$V_S = 6$ to 18 V, $V_{CC} = 3.0$ to 5.3 V, $T_j = -40$ to 150 °C, unless otherwise specified.

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin.

Table 8. Supply

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|-----------------|--|---|------|------|------|------|
| V_{SA}/V_{SB} | operating supply voltage range | | 6 | | 38 | V |
| I_S | V_{SA}/V_{SB} DC supply current | $V_{Sx} = 13$ V, $V_{CC} = 5.0$ V EN = high Outputs floating | | 0.5 | 2 | mA |
| I_{VS} | V_S supply current | $V_S = 13$ V, $V_{CC} = 5$ V EN = high SMPS output off | | 1.5 | 4 | mA |
| | | $V_S = 13$ V, $V_{CC} = 5$ V EN = high SMPS load = 2 nF, 200 kHz, duty 50 % | | 4.2 | 7 | mA |
| I_{VS2} | V_{S2} DC current | $V_{S2} = 26$ V, $V_{CC} = 5.0$ V EN = high | | 300 | 600 | μA |
| I_{VSX} | V_{Sx} ($V_S, V_{SA}, V_{SB}, V_{S2}$) quiescent supply current | $V_{Sx} = 13$ V, $V_{CC} = 5$ V EN = low $T_j = -40, 25$ °C Outputs floating | | 3 | 10 | μA |
| | | $T_j = 130$ °C; TBV | | 6 | 20 | μA |
| V_{CC} | operating supply voltage range | | 3,0 | | 5,3 | V |

Table 8. Supply (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|-----------------|--|---|------|------|------|------|
| I _{CC} | V _{CC} DC supply current | V _{Sx} = 13 V, V _{CC} = 5.0 V EN = high | | 1 | 3 | mA |
| | V _{CC} quiescent supply current | V _S = 13 V, V _{CC} = 5.0 V CSN = V _{CC} EN = low Outputs floating | | 5 | 20 | μA |

Table 9. Overvoltage and undervoltage detection

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|------------------------|--------------------------------------|--|-------------------|------|-------------------|------|
| V _{POR OFF} | power-on-reset threshold | V _{CC} increasing | | | 3.0 | V |
| V _{POR ON} | power-on-reset threshold | V _{CC} decreasing | 2.3 | | | V |
| V _{POR hyst} | power-on-reset hysteresis | V _{POR OFF} - V _{POR ON} | | 0.2 | | V |
| V _{SUV OFF} | V _S UV-threshold voltage | V _S increasing | 6.0 | | 6.7 | V |
| V _{SUV ON} | V _S UV-threshold voltage | V _S decreasing | 5.4 | | 6 | V |
| V _{SUV hyst} | V _S UV-hysteresis | V _{SUV OFF} - V _{SUV ON} | 0.35 | 0.5 | | V |
| V _{SAUV OFF} | V _{SA} UV-threshold voltage | V _{SA} increasing | 5.95 | | 6.7 | V |
| V _{SAUV ON} | V _{SA} UV-threshold voltage | V _{SA} decreasing | 5.4 | | 6 | V |
| V _{SAUV hyst} | V _{SA} UV-hysteresis | V _{SAUV OFF} - V _{SAUV ON} | 0.35 | 0.5 | | V |
| V _{SBUV OFF} | V _{SB} UV-threshold voltage | V _{SB} increasing | 5.95 | | 6.7 | V |
| V _{SBUV ON} | V _{SB} UV-threshold voltage | V _{SB} decreasing | 5.4 | | 6 | V |
| V _{SBUV hyst} | V _{SB} UV-hysteresis | V _{SBUV OFF} - V _{SBUV ON} | 0.35 | 0.5 | | V |
| V _{SOV ON} | V _S OV-threshold voltage | V _S increasing | | | 24 | V |
| V _{SOV OFF} | V _S OV-threshold voltage | V _S decreasing | 18 | | | V |
| V _{SOV hyst} | V _S OV-hysteresis | V _{SOV ON} - V _{SOV OFF} | 0.75 | 1 | | V |
| V _{S2UV OFF} | V _{S2} UV-threshold voltage | V _{S2} increasing | | | V _S +5 | V |
| V _{S2UV ON} | V _{S2} UV-threshold voltage | V _{S2} decreasing | V _S +1 | | | V |
| V _{S2UV hyst} | V _{S2} UV-hysteresis | V _{S2UV OFF} - V _{S2UV ON} | 0.55 | 0.8 | 1.15 | V |
| V _{S2OV ON} | V _{S2} OV-threshold voltage | V _S increasing | | | 38 | V |
| V _{S2OV OFF} | V _{S2} OV-threshold voltage | V _S decreasing | 32 | | | V |
| V _{S2OV hyst} | V _{S2} OV-hysteresis | V _{S2OV ON} - V _{S2OV OFF} | 0.75 | 1 | | V |

Table 10. Switches

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|-----------------------|---|---|------|------|------|------------------|
| $r_{ON\ HS\ 1-8}$ | On resistance V_{SA} / V_{SB} to OUT 1-8 | $T_j = 25\ ^\circ\text{C}$, $I_{OUT1-8} = -0.25\ \text{A}$ | | 900 | 1200 | $\text{m}\Omega$ |
| | | $T_j = 125\ ^\circ\text{C}$, $I_{OUT1-8} = -0.25\ \text{A}$ | | 1300 | 1800 | $\text{m}\Omega$ |
| $r_{ONLSHC\ 1-8}$ | On resistance OUT 1-8 to GND in HC mode | $T_j = 25\ ^\circ\text{C}$, HC=1 $I_{OUT1-8} = 0.25\ \text{A}$ | | 700 | 1000 | $\text{m}\Omega$ |
| | | $T_j = 125\ ^\circ\text{C}$, HC=1 $I_{OUT1-8} = 0.25\ \text{A}$ | | 1000 | 1500 | $\text{m}\Omega$ |
| $r_{ONLSLC\ 1-8}$ | On resistance OUT 1-8 to GND in LC mode | $T_j = 25\ ^\circ\text{C}$, HC=0 $I_{OUT1-8} = 0.125\ \text{A}$ | | 1200 | 1800 | $\text{m}\Omega$ |
| | | $T_j = 125\ ^\circ\text{C}$, HC=0 $I_{OUT1-8} = 0.125\ \text{A}$ | | 2000 | 2800 | $\text{m}\Omega$ |
| $I_{SCHS1-8}$ | HS overcurrent protection | $V_S = 13.5\ \text{V}$ | 0.8 | | 1.4 | A |
| $I_{SCLSHC1-8}$ | LS overcurrent protection in HC mode | $V_S = 13.5\ \text{V}$, HC = 1 | 0.8 | | 1.4 | A |
| $I_{SCLSLC1-8}$ | LS overcurrent protection in LC mode | $V_S = 13.5\ \text{V}$, HC = 0 | 0.4 | | 0.7 | A |
| $t_{d\ ON1-8\ H}$ | Output delay time, HS switch on | $V_S = 13.5\ \text{V}$, $R_{load} = 52\ \Omega$ | 10 | 25 | 80 | μs |
| $t_{d\ OFF1-8\ H}$ | Output delay time, HS switch off | $V_S = 13.5\ \text{V}$, $R_{load} = 52\ \Omega$ | 50 | 100 | 300 | μs |
| $t_{d\ ON1-8\ L}$ | Output delay time, LS switch on | $V_S = 13.5\ \text{V}$, $R_{load} = 52\ \Omega$ | 5 | 15 | 80 | μs |
| $t_{d\ OFF1-8\ L}$ | Output delay time, LS switch off | $V_S = 13.5\ \text{V}$, $R_{load} = 52\ \Omega$ | 50 | 100 | 300 | μs |
| $t_{D\ LH}/t_{D\ HL}$ | Cross current protection time | | 20 | 200 | 400 | μs |
| I_{QLH} | Switched-off output current HS OUT 1-8 | $V_{OUT1-8} = 0\ \text{V}$ | -2 | | | μA |
| I_{QLL} | Switched-off output current LS OUT 1-8 | $V_{OUT1-8} = V_S$ | | | 2 | μA |
| $I_{OLDHS1-8}$ | Open-load detection current HS OUT 1-8 | $T_j = -40\ ^\circ\text{C}$ | 8 | 30 | 60 | mA |
| | | $T_j = 25\ ^\circ\text{C}$ to $125\ ^\circ\text{C}$ | 10 | 30 | 60 | mA |
| $I_{OLDLSHC1-8}$ | Open-load detection current LS OUT 1-8 in HC mode | HC bit set to 1; $T_j = -40\ ^\circ\text{C}$ | 4.5 | 30 | 65 | mA |
| | | HC bit set to 1; $T_j = 25\ ^\circ\text{C}$ to $125\ ^\circ\text{C}$ | 8 | 30 | 60 | mA |
| $I_{OLDLSLC1-8}$ | Open-load detection current LS OUT 1-8 in LC mode | HC bit set to 0; $T_j = -40\ ^\circ\text{C}$ | 1.8 | 15 | 35 | mA |
| | | HC bit set to 0; $T_j = 25\ ^\circ\text{C}$ to $125\ ^\circ\text{C}$ | 4 | 15 | 30 | mA |
| t_{dOL} | Minimum duration of open-load condition to set the status bit | | 500 | 2000 | 3000 | μs |

Table 10. Switches (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|------------------|--|--------------------------------------|------|------|------|------------|
| t_{ISC} | Minimum duration of overcurrent condition to switch off the driver | | 10 | 32 | 100 | μs |
| dV_{OUT1-8}/dt | Slew rate of OUT 1-8 | $V_S = 13.5 V, R_{load} = 52 \Omega$ | 0.1 | 0.25 | 0.5 | V/ μs |

Figure 4. Output turn-on/off delays and slew rates




Table 11. Current monitor output

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|-------------------|---|---|------|--------|--------------|------|
| $V_{CURR1/2}$ | Functional voltage range | $V_{CC} = 5 V$ | 0 | | $V_{CC} - 1$ | V |
| $I_{CURRHLS250}$ | HS/LS current monitor output ratio: $I_{CURR1/2} / I_{OUT 1-8}$ | $0 V \leq V_{CURR1/2} \leq V_{CC} - 1 V$, $V_{CC} = 5 V$; prog. via SPI, $I_{max} = 800 mA, HC = 1$ | | 1/250 | | - |
| $I_{CURRHLS500}$ | HS/LS current monitor output ratio: $I_{CURR1/2} / I_{OUT 1-8}$ | $0 V \leq V_{CURR1/2} \leq V_{CC} - 1 V$, $V_{CC} = 5 V$; prog. via SPI, $I_{max} = 800 mA, HC = 1$ | | 1/500 | | - |
| $I_{CURRHLS750}$ | HS/LS current monitor output ratio: $I_{CURR1/2} / I_{OUT 1-8}$ | $0 V \leq V_{CURR1/2} \leq V_{CC} - 1 V$, $V_{CC} = 5 V$; prog. via SPI, $I_{max} = 800 mA, HC = 1$ | | 1/750 | | - |
| $I_{CURRHLS1000}$ | HS/LS current monitor output ratio: $I_{CURR1/2} / I_{OUT 1-8}$ | $0 V \leq V_{CURR1/2} \leq V_{CC} - 1 V$, $V_{CC} = 5 V$; prog. via SPI, $I_{max} = 800 mA, HC = 1$ | | 1/1000 | | - |
| $I_{CURRLSLC125}$ | LS current monitor output ratio in LC mode: $I_{CURR1/2} / I_{OUT 1-8}$ | $0 V \leq V_{CURR1/2} \leq V_{CC} - 1 V$, $V_{CC} = 5 V$; prog. via SPI, $HC = 0; I_{max} = 400 mA$ | | 1/125 | | - |

Table 11. Current monitor output (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|------------------------|--|--|------|-----------|------------|------|
| $I_{CURRLSLC250}$ | LS current monitor output ratio in LC mode: $I_{CURRLSLC1/2} / I_{OUT\ 1-8}$ | $0\ V \leq V_{CURR1/2} \leq V_{CC} - 1\ V$, $V_{CC} = 5\ V$; prog. via SPI, HC = 0; $I_{max} = 400\ mA$ | | 1/250 | | - |
| $I_{CURRLSLC375}$ | LS current monitor output ratio in LC mode: $I_{CURR1/2} / I_{OUT\ 1-8}$ | $0\ V \leq V_{CURR1/2} \leq V_{CC} - 1\ V$, $V_{CC} = 5\ V$; prog. via SPI, HC = 0; $I_{max} = 400\ mA$ | | 1/375 | | - |
| $I_{CURRLSLC500}$ | LS current monitor output ratio in LC mode: $I_{CURR1/2} / I_{OUT\ 1-8}$ | $0\ V \leq V_{CURR1/2} \leq V_{CC} - 1\ V$, $V_{CC} = 5\ V$; prog. via SPI, HC = 0; $I_{max} = 400\ mA$ | | 1/500 | | - |
| $I_{CURRHS1/2\ acc}$ | HS current monitor accuracy | $0\ V \leq V_{CURR1/2} \leq V_{CC} - 1\ V$, $V_{CC} = 5\ V$; $I_{OUT\ 1-8\ max} = 0.8\ A$ (FS = full scale= 800 mA*current ratio); $T_j = -40\ ^\circ C$ | | 4% + 1%FS | 10% + 3%FS | - |
| | | $0\ V \leq V_{CURR1/2} \leq V_{CC} - 1\ V$, $V_{CC} = 5\ V$; $I_{OUT\ 1-8\ max} = 0.8\ A$; (FS = full scale= 800 mA*current ratio); $T_j = 25\ ^\circ C$ to $125\ ^\circ C$ | | 4% + 1%FS | 8% + 2%FS | |
| $I_{CURRLSHC1/2\ acc}$ | LS current monitor accuracy in HC mode | $0\ V \leq V_{CURR1/2} \leq V_{CC} - 1\ V$, $V_{CC} = 5\ V$; $0.4\ A \leq I_{OUT1-8} \leq 0.8\ A$ (FS = full scale= 800 mA*current ratio) | | 4% + 1%FS | 10% + 3%FS | - |
| $I_{CURRLSLC1/2\ acc}$ | LS current monitor accuracy in LC mode | $0\ V \leq V_{CURR1/2} \leq V_{CC} - 1\ V$, $V_{CC} = 5\ V$; $I_{OUT\ 1-8\ max} = 0.4\ A$ (FS = full scale= 800 mA*current ratio) | | 4% + 1%FS | 10% + 3%FS | - |

Table 12. Current monitor dynamic characteristics

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|------------|--------------------------------------|--|------|------|------|---------|
| t_{d-CM} | Output to current monitor delay time | I_{OUT} from 100 mA to 200 mA; t_{d-CM} measured from 50 % I_{OUT} to 50 % ICM | — | 2 | — | μs |

Table 13. SMPS switched mode power supply gate driver output

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|--------------|--------------------------|-------------------------------------|------|------|------|------|
| V_{SMPSHI} | SMPS output voltage high | $V_S = 8\ V$, $I_{SMPS} = -10\ mA$ | 4.5 | 5.5 | 6.5 | V |
| V_{SMPL} | SMPS output voltage low | $V_S = 8\ V$, $I_{SMPS} = 10\ mA$ | | | 100 | mV |
| t_{SMPSH} | Output rise time | $V_S = 13.5\ V$, $C_{out} = 2\ nF$ | | 110 | 160 | ns |
| t_{SMPSL} | Output fall time | $V_S = 13.5\ V$, $C_{out} = 2\ nF$ | | 110 | 160 | ns |

Table 13. SMPS switched mode power supply gate driver output

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|-------------------|-------------------------------------|---|------|------|------|------------|
| $t_{dONSMPS}$ | Output delay time, switch to high | $V_S = 13.5\text{ V}$, $C_{out} = 2\text{ nF}$ | | 110 | 160 | ns |
| $t_{dOFFSMPS}$ | Output delay time, switch to low | $V_S = 13.5\text{ V}$, $C_{out} = 2\text{ nF}$ | | 30 | 100 | ns |
| $t_{dON-OFFSMPS}$ | Output delay time difference ON/OFF | $V_S = 13.5\text{ V}$, $C_{out} = 2\text{ nF}$ | | 80 | 120 | ns |
| R_{SMPS} | Pull down resistor, SMPS | | 23 | 50 | 100 | k Ω |

Figure 5. SMPS timings




Table 14. Oscillator

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|-----------|--------------------------|----------------|------|------|------|------|
| f_{CLK} | Internal clock frequency | | 2.8 | 4 | 5.2 | MHz |

4.4.1 SPI electrical characteristics

$V_S = 6$ to 18 V , $V_{CC} = 3.0$ to 5.3 V , $T_j = -40$ to $150\text{ }^\circ\text{C}$, unless otherwise specified.

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin.

Table 15. DC characteristics

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|--------------------------|------------------------------|---|-------------|------|-------------|---------------|
| SDI, SCK, CSN, EN | | | | | | |
| V_{IL} | Input low voltage | | | | $0.3V_{CC}$ | V |
| V_{IH} | Input high voltage | | $0.7V_{CC}$ | | | V |
| $I_{CSN\text{ in}}$ | Pull up current at input CSN | $V_{CSN} = 1.5\text{ V}$; $V_{CC} = 5\text{ V}$ | 8 | 20 | 40 | μA |

Table 15. DC characteristics (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|---------------|--------------------------------|--|----------------|----------------|------|-----------|
| $I_{SCK\ in}$ | Pull down current at input SCK | $V_{SCK} = 1.5\ V;$ $V_{CC} = 5\ V$ | 10 | 25 | 50 | μA |
| $I_{DI\ in}$ | Pull down current at input DI | $V_{DI} = 1.5\ V;$ $V_{CC} = 5\ V$ | 10 | 25 | 50 | μA |
| $R_{EN\ in}$ | Pull down resistor at input EN | $V_{EN} = 1.5\ V;$ $V_{CC} = 5\ V$ | 25 | 50 | 115 | $k\Omega$ |
| SDO | | | | | | |
| V_{OL} | Output low voltage | $I_{out} = 2\ mA$ | | 0.2 | 0.4 | V |
| V_{OH} | Output high voltage | $I_{out} = +2\ mA$ | $V_{CC} - 0.4$ | $V_{CC} - 0.2$ | | V |
| I_{DOLK} | 3-state leakage current | $V_{CSN} = V_{CC},$ $0\ V < V_{CC}$ | -10 | | 10 | μA |

Table 16. AC characteristics

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|-------------------------------|--------------------------------|----------------------------|------|------|------|------|
| SDO, SDI, SCK, CSN, EN | | | | | | |
| $C_{OUT}^{(1)}$ | Output capacitance (SDO) | $V_{OUT} = 0\ V\ to\ 5\ V$ | — | — | 10 | pF |
| $C_{IN}^{(1)}$ | Input capacitance (SDI) | $V_{IN} = 0\ V\ to\ 5\ V$ | — | — | 10 | pF |
| | Input capacitance (other pins) | $V_{IN} = 0\ V\ to\ 5\ V$ | — | — | 10 | pF |

1. Guaranteed by design

Table 17. Dynamic characteristics⁽¹⁾

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|-------------|----------------------------------|---------------------|------|------|------|---------|
| t_{EN} | EN high setup time | | | | 100 | μs |
| t_{SCSN} | CSN setup time before SCK rising | | 400 | | | ns |
| t_{HCSN} | CSN high time | | 2 | | | μs |
| t_{CSNQV} | CSN falling until SDO valid | $C_{out} = 100\ pF$ | | | 100 | ns |
| t_{CSNQT} | CSN rising until SDO 3-state | $C_{out} = 100\ pF$ | | | 150 | ns |
| t_{SSCK} | SCK setup time before CSN rising | | 50 | | | ns |
| t_{SSDI} | SDI setup time before SCK rising | | 40 | | | ns |
| t_{HSCK} | SCK high time | | 200 | | | ns |
| t_{LSCK} | SCK low time | | 200 | | | ns |
| t_{SCQV} | SCK falling until SDO valid | $C_{out} = 100\ pF$ | | | 150 | ns |


Table 17. Dynamic characteristics⁽¹⁾

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|------------|------------------|---|------|------|------|------|
| t_{QLQH} | Output rise time | $C_{out} = 100 \text{ pF}$, $20\% - 80\% \times V_{CC}$ | | | 110 | ns |
| t_{QHQL} | Output fall time | $C_{out} = 100 \text{ pF}$, $80\% - 20\% \times V_{CC}$ | | | 110 | ns |
| f_{SPI} | SPI frequency | | | | 1 | MHz |

1. See [Section 4.4.2: SPI timing parameter definition](#).

4.4.2 SPI timing parameter definition

Figure 6. SPI timing



5 Functional description of the SPI

5.1 Signal description

5.1.1 Serial clock (SCK)

This input signal provides the timing of the serial interface. Data present at Serial Data Input (SDI) is latched on the rising edge of Serial Clock (SCK). Data on Serial Data Out (SDO) is shifted out at the falling edge of Serial Clock (see [Figure 7](#)).

The SPI can be driven by a microcontroller with its SPI peripherals running in following mode: CPOL=0 and CPHA=0 (see [Figure 7](#)).

5.1.2 Serial data input (SDI)

This input is used to transfer data serially into the device. It receives the data to be written. Values are latched on the rising edge of Serial Clock (SCK).

Serial data output (SDO)

This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of Serial Clock (SCK). SDO also reflects the status of the <Global Error Flag> (Bit 7 of the <Global Status Register>) while CSN is low and no clock signal is present.

Chip select not (CSN)

When this input signal is High, the device is deselected and Serial Data Output (SDO) is high impedance (3-state). Driving this input low enables the communication. The communication must start and stop on a low level of Serial Clock (SCK).

Figure 7. Clock polarity and clock phase





Figure 8. SPI frame structure



5.2 SPI communication flow

5.2.1 General description

The proposed SPI communication is based on a standard SPI interface structure using CSN (Chip Select Not), SDI (Serial Data In), SDO (Serial Data Out/Error) and SCK (Serial Clock) signal lines. Maximum SPI frequency is 1 MHz.

At the beginning of each communication the master reads the <SPI-frame-ID> register (ROM address 3EH) of the slave device. This 8-bit register indicates the SPI frame length (24-bit for the L99MD01) and the availability of additional features.

Each communication frame consists of an instruction byte which is followed by 2 data bytes (see [Figure 8](#)).

The data returned on SDO within the same frame always starts with the <Global Status> register. It provides general status information about the device. It is followed by 2bytes (i. e. 'In-frame-response', [Figure 8](#)).

For write cycles the <Global Status> register is followed by the previous content of the addressed register.

For read cycles the <Global Status> register is followed by the content of the addressed register.

Table 18. Command byte (8 bit)

| | Operating code | | Address | | | | | |
|------|----------------|-----|---------|----|----|----|----|----|
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | OC1 | OC0 | A5 | A4 | A3 | A2 | A1 | A0 |

Table 19. Data byte

| | Data byte 1 | | | | | | | | Data byte 0 | | | | | | | |
|------|-------------|-----|-----|-----|-----|-----|----|----|-------------|----|----|----|----|----|----|----|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

5.2.2 Command byte

Each communication frame starts with a command byte. It consists of an operating code which specifies the type of operation (<Read>, <Write>, <Read and Clear Status>, <Read Device Information>) and a 6 bit address.

Table 20. Operating code definition

| OC1 | OC0 | Meaning |
|-----|-----|---------------------------|
| 0 | 0 | <Write mode> |
| 0 | 1 | <Read mode> |
| 1 | 0 | <Read and clear status> |
| 1 | 1 | <Read device information> |

The <Write Mode> and <Read Mode> operations allow access to the RAM of the device, i. e. write to control registers or read status information.

A <Read and Clear Status> operation addressed to a device specific status register reads back and subsequently clear this status register. A <Read and Clear Status> operation with address 3FH clears all status registers at a time and reads back the <Configuration> register.

A <Read and Clear Status> operation addressed to an unused RAM address register is identical to a <Read Mode> operation (in case of unused RAM address, the second byte is equal to 00H).

<Read Device Information> allows access to the ROM area which contains device related information such as the product family, product name, silicon version and register width.

Table 21. Global status byte

| Bit | Description | Polarity | Comment | | | | | | |
|-------|--|-------------|---|-------|-------|---|---|---|--|
| 0 | Software reset or under/overvoltage | Active high | Depends on bit 5 of <Global Status Byte>: <table border="1" data-bbox="887 808 1390 1010"> <thead> <tr> <th>Bit 5</th> <th>Bit 0</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Set if software reset (SDI stuck at 1 or 0)</td> </tr> <tr> <td>1</td> <td>Logical OR of the under- / overvoltage status bits</td> </tr> </tbody> </table> | Bit 5 | Bit 0 | 0 | Set if software reset (SDI stuck at 1 or 0) | 1 | Logical OR of the under- / overvoltage status bits |
| Bit 5 | Bit 0 | | | | | | | | |
| 0 | Set if software reset (SDI stuck at 1 or 0) | | | | | | | | |
| 1 | Logical OR of the under- / overvoltage status bits | | | | | | | | |
| 1 | Overcurrent detected | Active high | Set by any overcurrent event | | | | | | |
| 2 | Open-load detected | Active high | Set by any open-load event | | | | | | |
| 3 | Temp warning | Active high | | | | | | | |
| 4 | Thermal shutdown / chip overload | Active high | | | | | | | |
| 5 | Not (chip reset or communication error) | Active low | Activated by all internal reset events that change device state or configuration registers (e. g. software reset, V_{CC} under-voltage, etc.). The bit is set after a valid communication with any register. This bit is initially '0' and is set to '1' by a valid SPI communication | | | | | | |
| 6 | Communication Error | Active high | Bit is set if the number of clock cycles during CSN = low does not match with the specified frame width or if an invalid bus condition is detected (SDI stuck at 1 or 0). | | | | | | |
| 7 | Global Error Flag | Active high | Logic OR combination of all failures in the <Global Status Byte>. | | | | | | |

The <Global Error Flag> is generated by an OR-combination of all failure events of the device (i.e. bit 0 to bit 6 of the <Global Status Byte>).