Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

L99MD01

Octal half-bridge driver with SPI control for automotive application

Features

- 8 half bridges
- R_{ON} = typ. 0.9 Ω (HS), 0.64 Ω (LS) @ T_j = 25 °C
- Current limit of each output at min. 0.8 A
- Intrinsic DC/DC step up converter driving an external MOSFET
- PWM mode option for all half bridges for hold current
- Internal PWM generation
- Two current monitor outputs
- SPI interface for data communication
- Temperature warning
- All outputs overtemperature protected
- All outputs short circuit protected
- V_{CC} supply voltage 3.0 to 5.3 V
- Very low current consumption in standby mode typ. 5 µA
- V_S operating range compliant: 6 V – 18 V

Applications

- Stepper motor driver and / or DC
- Intended to drive HVAC flaps



PowerSSO-36

Description

The L99MD01 is an octal half-bridge driver for automotive applications.

The device is intended to drive DC and/or stepper motors. Using the boost converter it's possible to drive 4 stepper motors simultaneously. Without boost converter the system is able to run 3 stepper motors in sequential mode or 2 stepper motors simultaneously. The octal half bridge configuration allows also to drive 4 DC-motors simultaneously and 7 DC-motors sequentially.

The integrated 24 bit standard Serial Peripheral Interface (SPI) controls all outputs and provides diagnostic information: normal operation, open-load in on-state, overcurrent, temperature warning and overtemperature.

Table 1. Device summary

Package	Order codes	
	Tube	Tape and reel
PowerSSO-36	L99MD01XP	L99MD01XPTR

Contents

List of tables

List of figures

1 Block diagram

Figure 1. Detailed block diagram



2 Detailed description

2.1 Power supply: V_{CC}

The supply voltage V_{CC} (3.3 V / 5 V) supplies the whole device. In case of power-on (V_{CC} increases from undervoltage to $V_{POR\ OFF}$ = 2.75 V, typical) the circuit is initialized by an internally generated power-on-reset (POR). If the voltage V_{CC} decreases under the minimum threshold ($V_{POR\ ON}$ = 2.55 V, typical), the outputs are switched off in 3-state (high impedance). The status registers are cleared and the control registers are reset to their default.

Figure 2. Power on reset



2.2 Power supply: V_{SA}, V_{SB}

Each V_{SA} and V_{SB} supplies 4 half bridges independently.

V_{SA} → Out 1 to Out 4

V_{SB} → Out 5 to Out 8

2.3 Standby mode

The standby mode of the L99MD01 is activated by EN pin to low. The inputs and outputs are switched off. The status registers are cleared and the control registers are reset to their default values.

In the standby mode the current consumption is typ. 5 µA.

2.4 PWM mode

The PWM Mode is intended to generate a hold current for stepper motors.

PWM frequency typ. 100 Hz.

Duty cycle (SPI 2bit): 15 %, 30 %, 45 % and 60 %.

Each half-bridge is independently addressable (SPI 8bit).

2.5 SMPS Switched Mode Power Supply

External MOSFET

Spread spectrum technique:

- Wobble oscillator, programmable by SPI (1.95 K / 3.9 K / 7.8 K / 15.6 KHz).
- Frequency modulation programmable by SPI (0 / 5 / 10 / 20%).

V_{S2} level concept:

- Microcontroller measuring pulse of SMPS frequency (dependent on internal oscillator frequency).
  Due to the Oscillator frequency of L99MD01 the µC can calculate the on/off counts to program the SMPS frequency and duty cycle.
- Microcontroller sending by SPI SMPS 6-bit on counter value, microcontroller sending by SPI SMPS 6-bit off counter value.
  Basing on the on and off counter value the duty cycle and the SMPS frequency can be programmed.

The V_{S2} voltage is strongly related to the duty cycle of SMPS.

2.6 Current monitor

The current monitor output sources a current image at the current monitor output which has a programmable ratio (1/250, 1/500, 1/750, 1/1000) of the instantaneous current of the selected half bridge (high-side or low-side). Via SPI it can be programmed which of the outputs are multiplexed to the current monitor output.

The current monitor output allows a more precise analysis of the actual state of the load rather than the detection of an open or overload condition. For example this can be used to detect the motor state (starting, free-running, stalled).

2.7 Inductive loads

Each half bridge is built by an internally connected high-side and a low-side power DMOS transistor. Due to the built-in reverse diodes of the output transistors, inductive loads can be driven at the outputs.

2.8 Diagnostic functions

All diagnostic functions (over/open-load, temperature warning and thermal shutdown, over/undervoltage) are internally filtered and the condition has to be valid for at least 32 µs (open-load: typ. 2 ms, respectively) before the corresponding status bit in the status registers is set. The filters are used to improve the noise immunity of the device. Open-load and temperature warning function are intended for information purpose and not changes the state of the output drivers. On contrary, the overload and thermal shutdown condition disables the corresponding driver (overload) or all drivers (thermal shutdown), respectively. The microcontroller has to clear the overcurrent status bit to reactivate the corresponding driver.

2.9 Temperature warning and thermal shutdown

If the junction temperature rises above $T_{j\ TW\ ON}$ a temperature warning flag is set and is detectable via the SPI. If the junction temperature increases above the second threshold $T_{j\ SD\ ON}$, the thermal shutdown bit is set and power DMOS transistors of all output stages are switched off to protect the device. Temperature warning flag and thermal shutdown bits are latched. In order to reactivate the output stages, the junction temperature must decrease below $T_{j\ SD\ ON}$ and the thermal shutdown bit has to be cleared by the microcontroller.

2.10 V_S, V_{S2}, V_{SA}, V_{SB} monitoring

V_S undervoltage: Status bit is set. All outputs and SMPS are switched off. The microcontroller needs to clear the status bits to reactivate the drivers and SMPS.

V_S overvoltage: Status bit is set. All outputs are switched off (default). The microcontroller needs to clear the status bits to reactivate the drivers Can be deactivated via SPI.

V_{SA} undervoltage: Status bit is set. Out 1 to Out 8 are switched off. The microcontroller needs to clear the status bits to reactivate the drivers.

V_{SB} undervoltage: Status bit is set. Out 1 to Out 8 are switched off. The microcontroller needs to clear the status bits to reactivate the drivers.

V_{S2} undervoltage: Status bit is set. Only if SPMS is active. The microcontroller needs to clear the status bits to reactivate SMPS

V_{S2} overvoltage: Status bit is set. SMPS is switched off (default). The microcontroller needs to clear the status bits to reactivate SMPS. If the VS2 recovery bit is set, and the VS2 voltage falls below the threshold, the SMPS goes in active mode and the status bit is cleared.

Table 2. V_S, V_{S2}, V_{SA}, V_{SB} monitoring

	'typ	SMPS	Out x
V_S undervoltage	5.7 V	Status + off	Status + off
V_S overvoltage	22.0 V	X	Status + (off or mask)
V_{SA} undervoltage	5.7 V	X	Status + off
V_{SB} undervoltage	5.7 V	X	Status + off
V_{S2} undervoltage	V_S + 1.5V	Status	X
V_{S2} overvoltage	35.0 V	Status + (off or (off+ recovery))	

2.11 Open-load detection

The open-load detection monitors the load current in each activated output stage. If the load current is below the open-load detection threshold for at least 2 ms (t_{dOL}) the corresponding open load bit is set in the status register. Due to mechanical/electrical inertia of typical loads a short activation of the outputs (e.g. 3 ms) can be used to test the open-load status without changing the mechanical/electrical state of the loads.

2.12 Overload detection

In case of an overcurrent condition, a flag is set in the corresponding status register. If the overcurrent signal is valid for at least t_{ISC} = 32 µs, the overcurrent flag is set and the corresponding switch is switched off to reduce the power dissipation and to protect the integrated circuit. The microcontroller has to clear the status bit to reactivate the corresponding driver.

2.13 Cross-current protection

The device is cross-current protected by an internal delay time. If one driver (LS or HS) is turned-off the activation of the other driver of the same half bridge are automatically delayed by the cross-current protection time. After the cross-current protection time is expired the slew-rate limited switch-off phase of the driver is changed to a fast turn-off phase and the opposite driver is turned-on with slew-rate limitation. Due to this behavior it is always guaranteed that the previously activated driver is totally turned-off before the opposite driver starts to conduct. If wrong SPI commands try to turn-on both driver (LS and HS) simultaneously, the high-side and the low-side are (or stay) deactivated (3-state).

3 Pin definitions and functions

Table 3. Pin description

Pin	Symbol	Function
1, 18, 19, 36	P_{GND}	Power ground: reference potential
9	A_{GND}	Analog ground: reference potential
27	D_{GND}	Digital ground: reference potential
6, 10, 13	N.C.	Not connected
		Exposed pad: reference potential connected to PGND
2, 3, 16, 17, 20, 21, 34, 35	OUT 1 - 8	Half bridge-output: the output is built by a high-side and a low-side switch, which are internally connected. The output stage of both switches is a power DMOS transistor. Each driver has an internal parasitic reverse diode (bulk-drain-diode: high-side driver from output to V_{Sx}, low-side driver from PGND to output).
29	V_{CC}	Logic voltage supply 3.3 V / 5 V For this input a ceramic capacitor as close as possible to AGND is recommended
4, 5, 32, 33	V_{SA}	Power supply voltage for OUT 1 to 4 (external reverse protection required): For this input a ceramic capacitor as close as possible to PGND is recommended. Important: for the capability of driving the full current at the outputs all pins of V_{SA} must be externally connected!
14, 15, 22, 23	V_{SB}	Power supply voltage for OUT 5 to 8 (external reverse protection required): For this input a ceramic capacitor as close as possible to PGND is recommended. Important: for the capability of driving the full current at the outputs all pins of V_{SA} must be externally connected!
11	V_{S2MON}	V_{S2} monitoring
12	V_S	V_S supply and monitoring
25	SMPS	SMPS gate driver. For overcurrent and overvoltage protection a external resistor is recommended
7, 8	CURR1 / 2	Current monitor 1 / 2
31	EN	Enable the L99MD01
28	DI	SPI data in: the input requires CMOS logic levels and receives serial data from the microcontroller. The data is a 24 bit control word and the most significant bit (MSB) is transferred first.
26	DO	SPI data out: the diagnosis data is available via the SPI and this 3-state output. The output remains in 3-state, if the chip is not selected by the input CSN (CSN = high)

Table 3. Pin description (continued)

Pin	Symbol	Function
24	CSN	SPI CSN chip select: this input is active low and requires CMOS logic levels. The serial data transfer between the L99MD01 and micro controller is enabled by pulling the input CSN to low level.
30	SCK	SPI serial clock input: this input controls the internal shift register of the SPI and requires CMOS logic levels.

Figure 3. Pin connection (top view- not in scale)



4 Electrical specifications

4.1 Absolute maximum ratings

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_S	DC supply voltage	-0,3…28	V
	Single pulse t_{max} < 400 ms	40	V
V_{S2} V_{SA} V_{SB}	DC supply voltage	-0,3…38	V
	Single pulse t_{max} < 400 ms	40	V
V_{CC}	Stabilized supply voltage, logic supply	-0.3 to 5.5	V
EN DI DO SCK CSN	Digital input / output voltage	-0.3 to V_{CC} + 0.3	V
CURR1/2	Current monitor output	-0.3 to V_{CC} + 0.3	
OUT 1-8	Output current capability	±2	A
SMPS	SMPS is not overcurrent protected, external resistor can be used for protection and EMC optimizations		

Note: All maximum ratings are absolute ratings. Leaving the limitation of any of these values may cause an irreversible damage of the integrated circuit!

4.2 ESD protection

Table 5. ESD protection

Parameter	Value	Unit
All pins	±2(1)	kV
Output Pins: OUT1 – 8, V_S, V_{SA}, V_{SB}, V_{S2},	±4(2)	kV

1. HBM according to EIA/JESD22-A114-E.
2. HBM with all unzapped pins grounded.

4.3 Thermal data

Table 6. Operating junction temperature

Symbol	Parameter	Value	Unit
T_j	operating junction temperature	-40 to 150	°C

Table 7. Temperature warning and thermal shutdown

Symbol	Parameter		Min.	Typ.	Max.	Unit
$T_{jTW\ ON}$	temperature warning threshold junction temperature	T_j increasing	-	-	150	°C
$T_{jSD\ ON}$	thermal shutdown threshold junction temperature	T_j increasing	-	-	170	°C

4.4 Electrical characteristics

V_S = 6 to 18 V, V_{CC} = 3.0 to 5.3 V, T_j = -40 to 150 °C, unless otherwise specified.

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin.

Table 8. Supply

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
V_{SA}/ V_{SB}	operating supply voltage range		6		38	V
I_S	V_{SA} / V_{SB} DC supply current	V_{Sx} = 13 V, V_{CC} = 5.0 V EN = high Outputs floating		0.5	2	mA
I_{VS}	V_S supply current	V_S = 13 V, V_{CC} = 5 V EN = high SMPS output off		1.5	4	mA
		V_S = 13 V, V_{CC} = 5 V EN = high SMPS load = 2 nF, 200 kHz, duty 50 %		4.2	7	mA
I_{VS2}	V_{S2} DC current	V_{S2} =26 V, V_{CC} = 5.0 V EN = high		300	600	µA
I_{VSX}	V_{Sx} (V_S, V_{SA}, V_{SB}, V_{S2}) quiescent supply current	V_{Sx} = 13 V, V_{CC} = 5 V EN = low T_j = -40, 25 °C Outputs floating		3	10	µA
		T_j = 130 °C; TBV		6	20	µA
V_{CC}	operating supply voltage range		3,0		5,3	V

Table 8. Supply (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
I_{CC}	V_{CC} DC supply current	V_{Sx} = 13 V, V_{CC} = 5.0 V EN = high		1	3	mA
	V_{CC} quiescent supply current	V_S = 13 V, V_{CC} = 5.0 V CSN = V_{CC} EN = low Outputs floating		5	20	µA

Table 9. Overvoltage and undervoltage detection

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{POR\ OFF}$	power-on-reset threshold	V_{CC} increasing			3.0	V
$V_{POR\ ON}$	power-on-reset threshold	V_{CC} decreasing	2.3			V
$V_{POR\ hyst}$	power-on-reset hysteresis	$V_{POR\ OFF}$ - $V_{POR\ ON}$		0.2		V
$V_{SUV\ OFF}$	V_S UV-threshold voltage	V_S increasing	6.0		6.7	V
$V_{SUV\ ON}$	V_S UV-threshold voltage	V_S decreasing	5.4		6	V
$V_{SUV\ hyst}$	V_S UV-hysteresis	$V_{SUV\ OFF}$ - $V_{SUV\ ON}$	0.35	0.5		V
$V_{SAUV\ OFF}$	V_{SA} UV-threshold voltage	V_{SA} increasing	5.95		6.7	V
$V_{SAUV\ ON}$	V_{SA} UV-threshold voltage	V_{SA} decreasing	5.4		6	V
$V_{SAUV\ hyst}$	V_{SA} UV-hysteresis	$V_{SAUV\ OFF}$ - $V_{SAUV\ ON}$	0.35	0.5		V
$V_{SBUV\ OFF}$	V_{SB} UV-threshold voltage	V_{SB} increasing	5.95		6.7	V
$V_{SBUV\ ON}$	V_{SB} UV-threshold voltage	V_{SB} decreasing	5.4		6	V
$V_{SBUV\ hyst}$	V_{SB} UV-hysteresis	$V_{SBUV\ OFF}$ - $V_{SBUV\ ON}$	0.35	0.5		V
$V_{SOV\ ON}$	V_S OV-threshold voltage	V_S increasing			24	V
$V_{SOV\ OFF}$	V_S OV-threshold voltage	V_S decreasing	18			V
$V_{SOV\ hyst}$	V_S OV-hysteresis	$V_{SOV\ ON}$ - $V_{SOV\ OFF}$	0.75	1		V
$V_{S2UV\ OFF}$	V_{S2} UV-threshold voltage	V_{S2} increasing			V_S+5	V
$V_{S2UV\ ON}$	V_{S2} UV-threshold voltage	V_{S2} decreasing	V_S+1			V
$V_{S2UV\ hyst}$	V_{S2} UV-hysteresis	$V_{S2UV\ OFF}$ - $V_{S2UV\ ON}$	0.55	0.8	1.15	V
$V_{S2OV\ ON}$	V_{S2} OV-threshold voltage	V_S increasing			38	V
$V_{S2OV\ OFF}$	V_{S2} OV-threshold voltage	V_S decreasing	32			V
$V_{S2OV\ hyst}$	V_{S2} OV-hysteresis	$V_{S2OV\ ON}$ - $V_{S2OV\ OFF}$	0.75	1		V

Table 10. Switches

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$r_{ON\ HS\ 1-8}$	On resistance V_{SA} / V_{SB} to OUT 1-8	T_j = 25 °C, I_{OUT1-8} = -0.25 A		900	1200	mΩ
		T_j = 125 °C, I_{OUT1-8} = -0.25 A		1300	1800	mΩ
$r_{ONLSHC\ 1-8}$	On resistance OUT 1-8 to GND in HC mode	T_j = 25 °C, HC=1 I_{OUT1-8} = 0.25 A		700	1000	mΩ
		T_j = 125 °C, HC=1 I_{OUT1-8} = 0.25 A		1000	1500	mΩ
$r_{ONLSLC\ 1-8}$	On resistance OUT 1-8 to GND in LC mode	T_j = 25 °C, HC=0 I_{OUT1-8} = 0.125 A		1200	1800	mΩ
		T_j = 125 °C, HC=0 I_{OUT1-8} = 0.125 A		2000	2800	mΩ
$I_{SCHS1-8}$	HS overcurrent protection	V_S = 13.5 V	0.8		1.4	A
$I_{SCLSHC1-8}$	LS overcurrent protection in HC mode	V_S = 13.5 V, HC = 1	0.8		1.4	A
$I_{SCLSLC1-8}$	LS overcurrent protection in LC mode	V_S = 13.5 V, HC = 0	0.4		0.7	A
$t_{d\ ON1-8\ H}$	Output delay time, HS switch on	V_S = 13.5 V, R_{load} = 52 Ω	10	25	80	µs
$t_{d\ OFF1-8\ H}$	Output delay time, HS switch off	V_S = 13.5 V, R_{load} = 52 Ω	50	100	300	µs
$t_{d\ ON1-8\ L}$	Output delay time, LS switch on	V_S = 13.5 V, R_{load} = 52 Ω	5	15	80	µs
$t_{d\ OFF1-8\ L}$	Output delay time, LS switch off	V_S = 13.5 V, R_{load} = 52 Ω	50	100	300	µs
$t_{D\ LH}/t_{D\ HL}$	Cross current protection time		20	200	400	µs
I_{QLH}	Switched-off output current HS OUT 1-8	V_{OUT1-8} = 0 V	-2			µA
I_{QLL}	Switched-off output current LS OUT 1-8	V_{OUT1-8} = V_S			2	µA
$I_{OLDHS1-8}$	Open-load detection current HS OUT 1-8	T_j = -40 °C	8	30	60	mA
		T_j = 25 °C to 125 °C	10	30	60	mA
$I_{OLDLSHC1-8}$	Open-load detection current LS OUT 1-8 in HC mode	HC bit set to 1; T_j = -40 °C	4.5	30	65	mA
		HC bit set to 1; T_j = 25 °C to 125 °C	8	30	60	mA
$I_{OLDLSLC1-8}$	Open-load detection current LS OUT 1-8 in LC mode	HC bit set to 0; T_j = -40 °C	1.8	15	35	mA
		HC bit set to 0; T_j = 25 °C to 125 °C	4	15	30	mA
t_{dOL}	Minimum duration of open-load condition to set the status bit		500	2000	3000	µs

Table 10. Switches (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
t_{ISC}	Minimum duration of overcurrent condition to switch off the driver		10	32	100	µs
dV_{OUT1-8}/dt	Slew rate of OUT 1-8	V_S = 13.5 V, R_{load} = 52 Ω	0.1	0.25	0.5	V/µs

Figure 4. Output turn-on/off delays and slew rates



Table 11. Current monitor output

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{CURR1/2}$	Functional voltage range	V_{CC} = 5 V	0		V_{CC} - 1	V
$I_{CURRHSLS250}$	HS/LS current monitor output ratio: $I_{CURR1/2}$ / $I_{OUT\ 1-8}$	0 V ≤ $V_{CURR1/2}$ ≤ V_{CC} - 1 V, V_{CC} = 5 V; prog. via SPI, I_{max} = 800 mA, HC = 1		1/250		-
$I_{CURRHSLS500}$	HS/LS current monitor output ratio: $I_{CURR1/2}$ / $I_{OUT\ 1-8}$	0 V ≤ $V_{CURR1/2}$ ≤V_{CC} - 1 V, V_{CC} = 5 V; prog. via SPI, I_{max} = 800 mA, HC = 1		1/500		-
$I_{CURRHSLS750}$	HS/LS current monitor output ratio: $I_{CURR1/2}$ / $I_{OUT\ 1-8}$	0 V ≤ $V_{CURR1/2}$ ≤ V_{CC} - 1 V, V_{CC} = 5 V; prog. via SPI, I_{max} = 800 mA, HC = 1		1/750		-
$I_{CURRHSLS1000}$	HS/LS current monitor output ratio: $I_{CURR1/2}$ / $I_{OUT\ 1-8}$	0 V ≤ $V_{CURR1/2}$ ≤ V_{CC} - 1 V, V_{CC} = 5 V; prog. via SPI, I_{max} = 800 mA, HC = 1		1/1000		-
$I_{CURRLSLC125}$	LS current monitor output ratio in LC mode: $I_{CURR1/2}$ / $I_{OUT\ 1-8}$	0 V ≤ $V_{CURR1/2}$ ≤ V_{CC} - 1 V, V_{CC} = 5 V; prog. via SPI, HC = 0; I_{max} = 400 mA		1/125		-

Table 11. Current monitor output (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$I_{CURRLSLC250}$	LS current monitor output ratio in LC mode: $I_{CURRLSLC1/2}$ / $I_{OUT\ 1-8}$	0 V ≤ $V_{CURR1/2}$ ≤ V_{CC} - 1 V, V_{CC} = 5 V; prog. via SPI, HC = 0; I_{max} = 400 mA		1/250		-
$I_{CURRLSLC375}$	LS current monitor output ratio in LC mode: $I_{CURR1/2}$ / $I_{OUT\ 1-8}$	0 V ≤ $V_{CURR1/2}$ ≤ V_{CC} - 1 V, V_{CC} = 5 V; prog. via SPI, HC = 0; I_{max} = 400 mA		1/375		-
$I_{CURRLSLC500}$	LS current monitor output ratio in LC mode: $I_{CURR1/2}$ / $I_{OUT\ 1-8}$	0 V ≤ $V_{CURR1/2}$ ≤ V_{CC} - 1 V, V_{CC} = 5 V; prog. via SPI, HC = 0; I_{max} = 400 mA		1/500		-
$I_{CURRHS1/2\ acc}$	HS current monitor accuracy	0 V ≤ $V_{CURR1/2}$ ≤ V_{CC} - 1 V, V_{CC} = 5 V; $I_{OUT\ 1-8\ max}$ = 0.8 A (FS = full scale= 800 mA*current ratio); T_j = -40 °C		4% + 1%FS	10% + 3%FS	-
		0 V ≤ $V_{CURR1/2}$ ≤ V_{CC} - 1 V, V_{CC} = 5 V; $I_{OUT\ 1-8\ max}$ = 0.8 A; (FS = full scale= 800 mA*current ratio); T_j = 25 °C to 125 °C		4% + 1%FS	8% + 2%FS	
$I_{CURRLSHC1/2\ acc}$	LS current monitor accuracy in HC mode	0 V ≤ $V_{CURR1/2}$ ≤ V_{CC} - 1 V, V_{CC} = 5 V; 0.4 A ≤ I_{OUT1-8} ≤ 0.8 A (FS = full scale= 800 mA*current ratio)		4% + 1%FS	10% + 3%FS	-
$I_{CURRLSLC1/2\ acc}$	LS current monitor accuracy in LC mode	0 V ≤ $V_{CURR1/2}$ ≤ V_{CC} - 1 V, V_{CC} = 5 V; $I_{OUT\ 1-8\ max}$ = 0.4 A (FS = full scale= 800 mA*current ratio)		4% + 1%FS	10% + 3%FS	-

Table 12. Current monitor dynamic characteristics

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
t_{d-CM}	Output to current monitor delay time	I_{OUT} from 100 mA to 200 mA; t_{d-CM} measured from 50 % I_{OUT} to 50 % ICM	—	2	—	µs

Table 13. SMPS switched mode power supply gate driver output

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
V_{SMPSHI}	SMPS output voltage high	V_S = 8 V, I_{SMPS} = -10 mA	4.5	5.5	6.5	V
V_{SMPL}	SMPS output voltage low	V_S = 8 V, I_{SMPS} = 10 mA			100	mV
t_{SMPSH}	Output rise time	V_S = 13.5 V, Cout = 2 nF		110	160	ns
t_{SMPSL}	Output fall time	V_S = 13.5 V, Cout = 2 nF		110	160	ns

Table 13. SMPS switched mode power supply gate driver output

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$t_{dONSMPS}$	Output delay time, switch to high	V_S = 13.5 V, Cout = 2 nF		110	160	ns
$t_{dOFFSMPS}$	Output delay time, switch to low	V_S = 13.5 V, Cout = 2 nF		30	100	ns
$t_{dON-OFFSMPS}$	Output delay time difference ON/OFF	V_S = 13.5 V, Cout = 2 nF		80	120	ns
R_{SMPS}	Pull down resistor, SMPS		23	50	100	kΩ

Figure 5. SMPS timings



Table 14. Oscillator

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
f_{CLK}	Internal clock frequency		2.8	4	5.2	MHz

4.4.1 SPI electrical characteristics

V_S = 6 to 18 V, V_{CC} = 3.0 to 5.3 V, T_j = -40 to 150 °C, unless otherwise specified.

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin.

Table 15. DC characteristics

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
SDI, SCK, CSN, EN						
V_{IL}	Input low voltage				$0.3V_{CC}$	V
V_{IH}	Input high voltage		$0.7V_{CC}$			V
$I_{CSN\ in}$	Pull up current at input CSN	V_{CSN} = 1.5 V; V_{CC} = 5 V	8	20	40	µA

Table 15. DC characteristics (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$I_{SCK\ in}$	Pull down current at input SCK	V_{SCK} = 1.5 V; V_{CC} = 5 V	10	25	50	µA
$I_{DI\ in}$	Pull down current at input DI	V_{DI} = 1.5 V; V_{CC} = 5 V	10	25	50	µA
$R_{EN\ in}$	Pull down resistor at input EN	V_{EN} = 1.5 V; V_{CC} = 5 V	25	50	115	kΩ
SDO						
V_{OL}	Output low voltage	I_{out} = 2 mA		0.2	0.4	V
V_{OH}	Output high voltage	I_{out} = +2 mA	V_{CC} - 0.4	V_{CC} - 0.2		V
I_{DOLK}	3-state leakage current	$V_{CSN} = V_{CC}$, 0 V < V_{CC}	-10		10	µA

Table 16. AC characteristics

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
SDO, SDI, SCK, CSN, EN						
C_{OUT}(1)	Output capacitance (SDO)	V_{OUT} = 0 V to 5 V	—	—	10	pF
C_{IN}(1)	Input capacitance (SDI)	V_{IN} = 0 V to 5 V	—	—	10	pF
	Input capacitance (other pins)	V_{IN} = 0 V to 5 V	—	—	10	pF

1. Guaranteed by design

Table 17. Dynamic characteristics(1)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
t_{EN}	EN high setup time				100	µs
t_{SCSN}	CSN setup time before SCK rising		400			ns
t_{HCSN}	CSN high time		2			µs
t_{CSNQV}	CSN falling until SDO valid	C_{out} = 100 pF			100	ns
t_{CSNQT}	CSN rising until SDO 3-state	C_{out} = 100 pF			150	ns
t_{SSCK}	SCK setup time before CSN rising		50			ns
t_{SSDI}	SDI setup time before SCK rising		40			ns
t_{HSCK}	SCK high time		200			ns
t_{LSCK}	SCK low time		200			ns
t_{SCKQV}	SCK falling until SDO valid	C_{out} = 100 pF			150	ns

Table 17. Dynamic characteristics(1)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
t_{QLQH}	Output rise time	C_{out} = 100 pF, 20 % - 80 % x V_{CC}			110	ns
t_{QHQL}	Output fall time	C_{out} = 100 pF, 80 % - 20 % x V_{CC}			110	ns
f_{SPI}	SPI frequency				1	MHz

1. See *Section 4.4.2: SPI timing parameter definition*.

4.4.2 SPI timing parameter definition

Figure 6. SPI timing



t_{CSNQV} : CSN falling until SDO valid
t_{CSNQT} : CSN rising until SDO tristate
t_{SCKQV} : SCK rising until SDO valid
t_{SCSN} : CSN setup time before SCK rising
t_{SSDI} : SDI setup time before SCK rising
t_{HSCK} : minimum SCK high time
t_{LSCK} : minimum SCK low time
t_{HCSN} : minimum CSN high time
t_{SSCK} : SCK setup time before NCS rising

AG00304V1

5 Functional description of the SPI

5.1 Signal description

5.1.1 Serial clock (SCK)

This input signal provides the timing of the serial interface. Data present at Serial Data Input (SDI) is latched on the rising edge of Serial Clock (SCK). Data on Serial Data Out (SDO) is shifted out at the falling edge of Serial Clock (see *Figure 7*).

The SPI can be driven by a microcontroller with its SPI peripherals running in following mode: CPOL=0 and CPHA=0 (see *Figure 7*).

5.1.2 Serial data input (SDI)

This input is used to transfer data serially into the device. It receives the data to be written. Values are latched on the rising edge of Serial Clock (SCK).

Serial data output (SDO)

This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of Serial Clock (SCK). SDO also reflects the status of the <Global Error Flag> (Bit 7 of the <Global Status Register>) while CSN is low and no clock signal is present.

Chip select not (CSN)

When this input signal is High, the device is deselected and Serial Data Output (SDO) is high impedance (3-state). Driving this input low enables the communication. The communication must start and stop on a low level of Serial Clock (SCK).

Figure 7. Clock polarity and clock phase



Figure 8. SPI frame structure



5.2 SPI communication flow

5.2.1 General description

The proposed SPI communication is based on a standard SPI interface structure using CSN (Chip Select Not), SDI (Serial Data In), SDO (Serial Data Out/Error) and SCK (Serial Clock) signal lines. Maximum SPI frequency is 1 MHz.

At the beginning of each communication the master reads the <SPI-frame-ID> register (ROM address 3EH) of the slave device. This 8-bit register indicates the SPI frame length (24-bit for the L99MD01) and the availability of additional features.

Each communication frame consists of an instruction byte which is followed by 2 data bytes (see *Figure 8*).

The data returned on SDO within the same frame always starts with the <Global Status> register. It provides general status information about the device. It is followed by 2bytes (i. e. 'In-frame-response', *Figure 8*).

For write cycles the *<Global Status>* register is followed by the previous content of the addressed register.

For read cycles the <Global Status> register is followed by the content of the addressed register.

Table 18. Command byte (8 bit)

	Operating code		Address					
Bit	23	22	21	20	19	18	17	16
Name	OC1	OC0	A5	A4	A3	A2	A1	A0

Table 19. Data byte

	Data byte 1								Data byte 0							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

5.2.2 Command byte

Each communication frame starts with a command byte. It consists of an operating code which specifies the type of operation (<Read>, <Write>, <Read and Clear Status>, <Read Device Information>) and a 6 bit address.

Table 20. Operating code definition

OC1	OC0	Meaning
0	0	<Write mode>
0	1	<Read mode>
1	0	<Read and clear status>
1	1	<Read device information>

The <Write Mode> and <Read Mode> operations allow access to the RAM of the device, i. e. write to control registers or read status information.

A <Read and Clear Status> operation addressed to a device specific status register reads back and subsequently clear this status register. A <Read and Clear Status> operation with address 3FH clears all status registers at a time and reads back the <Configuration> register.

A <Read and Clear Status> operation addressed to an unused RAM address register is identical to a <Read Mode> operation (in case of unused RAM address, the second byte is equal to 00H).

<Read Device Information> allows access to the ROM area which contains device related information such as the product family, product name, silicon version and register width.

Table 21. Global status byte

<table>
<tr><th>Bit</th><th>Description</th><th>Polarity</th><th>Comment</th></tr>
<tr><td>0</td><td>Software reset or under/overvoltage</td><td>Active high</td><td>Depends on bit 5 of <Global Status Byte>:
<table>
<tr><th>Bit 5</th><th>Bit 0</th></tr>
<tr><td>0</td><td>Set if software reset (SDI stuck at 1 or 0)</td></tr>
<tr><td>1</td><td>Logical OR of the under- / overvoltage status bits</td></tr>
</table></td></tr>
<tr><td>1</td><td>Overcurrent detected</td><td>Active high</td><td>Set by any overcurrent event</td></tr>
<tr><td>2</td><td>Open-load detected</td><td>Active high</td><td>Set by any open-load event</td></tr>
<tr><td>3</td><td>Temp warning</td><td>Active high</td><td></td></tr>
<tr><td>4</td><td>Thermal shutdown / chip overload</td><td>Active high</td><td></td></tr>
<tr><td>5</td><td>Not (chip reset or communication error)</td><td>Active low</td><td>Activated by all internal reset events that change device state or configuration registers (e. g. software reset, V_{CC} under-voltage, etc.). The bit is set after a valid communication with any register. This bit is initially ‘0’ and is set to ‘1’ by a valid SPI communication</td></tr>
<tr><td>6</td><td>Communication Error</td><td>Active high</td><td>Bit is set if the number of clock cycles during CSN = low does not match with the specified frame width or if an invalid bus condition is detected (SDI stuck at 1 or 0).</td></tr>
<tr><td>7</td><td>Global Error Flag</td><td>Active high</td><td>Logic OR combination of all failures in the <Global Status Byte>.</td></tr>
</table>

The *<Global Error Flag>* is generated by an OR-combination of all failure events of the device (i.e. bit 0 to bit 6 of the *<Global Status Byte>*.