

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







L99PM72GXP



Advanced power management system IC with embedded LIN and high speed CAN transceiver supporting CAN Partial Networking

Datasheet - production data



Features

- Two 5 V voltage regulators for microcontroller and peripheral supply
- No electrolytic capacitor required on regulator outputs
- Ultra low quiescent current in standby modes
- Programmable reset generator for power-on and undervoltage
- Configurable window watchdog and fail safe output
- LIN 2.1 compliant (SAEJ2602 compatible) transceiver
- Advanced high speed CAN transceiver (ISO 11898-2/-5 and SAE J2284 compliant) with local failure and bus failure diagnosis and selective wake-up functionality according to ISO 11898-6
- Complete 3 channel contact monitoring interface with programmable cyclic sense functionality
- Programmable periodic system wake-up feature
- ST SPI interface for mode control and diagnosis

- 5 fully protected high-side drivers with internal 4-channel PWM generator
- 2 low-side drivers with active Zener clamping
- 4 Internal PWM timers
- 2 operational amplifiers with rail-to-rail outputs (V_S) and low voltage inputs
- Temperature warning and thermal shutdown

Applications

Automotive ECU's such as door zone and body control modules description

Description

The L99PM72GXP is a power management system IC providing electronic control units with enhanced system power supply functionality including various standby modes as well as LIN and HS CAN physical communication layers. It contains two low drop voltage regulators to supply the system microcontroller and external peripheral loads such as sensors and provides enhanced system standby functionality with programmable local and remote wake up capability.

In addition, five high-side drivers, two low-side drivers and two operational amplifiers increase the system integration level.

The ST standard SPI Interface (3.0) allows control and diagnosis of the device and enables generic software development.

Table 1. Device summary

Package	Order code	
Fackage	Tube	Tape and reel
PowerSSO-36	L99PM72GXP	L99PM72GXPTR

Contents L99PM72GXP

Contents

1	Bloc	k diagra	am and pin description	10
2	Deta	iled des	scription	13
	2.1	Voltage	e regulators	13
		2.1.1	Voltage regulator: V ₁	13
		2.1.2	Voltage regulator: V ₂	13
		2.1.3	Increased output current capability for voltage regulator $V_2 \ldots$	14
		2.1.4	Voltage regulator failure	16
		2.1.5	Voltage regulator behavior	17
	2.2	Operat	ting modes	17
		2.2.1	Active Mode	17
		2.2.2	Flash Mode	17
		2.2.3	SW-Debug Mode	18
		2.2.4	V _{1_standby} mode	18
		2.2.5	Interrupt	19
		2.2.6	V _{Bat_standby} mode	20
		2.2.7	Wake up from Standby Modes	20
		2.2.8	Wake up inputs	21
		2.2.9	Cyclic contact supply	22
		2.2.10	Timer interrupt / wake-up of microcontroller by timer	22
	2.3	Function	onal overview (truth table)	22
	2.4	Config	urable window watchdog	24
		2.4.1	Change watchdog timing	26
	2.5	Fail Sa	ıfe Mode	28
		2.5.1	Single failures	28
		2.5.2	Multiple failures – entering forced V _{Bat_standby} Mode	30
	2.6	Reset	output (NRESET)	
	2.7	Operat	tional amplifiers	31
	2.8	LIN Bu	is Interface	32
		2.8.1	Error handling	
		2.8.2	Wake up (from LIN)	
		2.8.3	LIN Pull-Up	
	2.9		peed CAN bus transceiver	
		9 0		• .



		2.9.1	CAN transceiver operating modes	35
		2.9.2	Sequence for enabling selective wakeup	37
		2.9.3	CAN error handling	37
		2.9.4	Wake up by CAN	38
		2.9.5	CAN receive only mode	40
		2.9.6	CAN looping mode	40
	2.10	Serial F	Peripheral Interface (ST SPI Standard 3.0)	40
3	Prote	ection a	nd diagnosis	42
	3.1	Power	supply fail	42
		3.1.1	V _S overvoltage	42
		3.1.2	V _S undervoltage	42
	3.2	Tempe	rature warning and thermal shut-down	44
	3.3	High si	de driver outputs	45
	3.4	Low sic	de driver outputs REL1, REL2	46
	3.5	SPI dia	ignosis	47
4	Туріс	al appli	ication	48
5	Elect	rical sp	ecifications	49
5	Elect 5.1	-	ecifications te maximum ratings	
5		Absolu	te maximum ratings	49
5	5.1	Absolut		49
5	5.1 5.2	Absolut ESD pr	te maximum ratings	49 50
5	5.1 5.2 5.3	Absolut ESD pr	te maximum ratings	49 50 50
5	5.1 5.2 5.3 5.4	Absolut ESD pr Therma Packag 5.4.1	te maximum ratings	49 50 50 52
5	5.1 5.2 5.3	Absolut ESD pr Therma Packag 5.4.1	te maximum ratings	49 50 50 52 52
5	5.1 5.2 5.3 5.4	Absolute ESD promote Thermal Package 5.4.1 Electric	te maximum ratings rotection al data ge and PCB thermal data PowerSSO-36 thermal data cal characteristics Supply and supply monitoring	49 50 52 52 55
5	5.1 5.2 5.3 5.4	Absolut ESD pr Therma Packag 5.4.1 Electric 5.5.1	te maximum ratings	49 50 52 52 55 55
5	5.1 5.2 5.3 5.4	Absolute ESD promote Thermal Package 5.4.1 Electric 5.5.1 5.5.2	te maximum ratings rotection al data ge and PCB thermal data PowerSSO-36 thermal data cal characteristics Supply and supply monitoring Oscillator	49 50 52 52 55 55
5	5.1 5.2 5.3 5.4	Absolute ESD promotes Thermal Package 5.4.1 Electric 5.5.1 5.5.2 5.5.3	te maximum ratings rotection al data ge and PCB thermal data PowerSSO-36 thermal data cal characteristics Supply and supply monitoring Oscillator Power-on reset (V _S)	49 50 52 52 55 55 56
5	5.1 5.2 5.3 5.4	Absolute ESD promotes Thermal Package 5.4.1 Electric 5.5.1 5.5.2 5.5.3 5.5.4	te maximum ratings rotection al data ge and PCB thermal data PowerSSO-36 thermal data cal characteristics Supply and supply monitoring Oscillator Power-on reset (V _S) Voltage regulator V ₁	49 50 52 55 55 56 56
5	5.1 5.2 5.3 5.4	Absolute ESD promotes Thermal Package 5.4.1 Electric 5.5.1 5.5.2 5.5.3 5.5.4 5.5.5	te maximum ratings rotection al data ge and PCB thermal data PowerSSO-36 thermal data cal characteristics Supply and supply monitoring Oscillator Power-on reset (V _S) Voltage regulator V ₁ Voltage regulator V ₂	49 50 52 55 55 56 56 57 58
5	5.1 5.2 5.3 5.4	Absolute ESD promotes Thermal Package 5.4.1 Electric 5.5.1 5.5.2 5.5.3 5.5.4 5.5.5 5.5.6	te maximum ratings rotection al data ge and PCB thermal data PowerSSO-36 thermal data cal characteristics Supply and supply monitoring Oscillator Power-on reset (V _S) Voltage regulator V ₁ Voltage regulator V ₂ Reset output	49 50 52 55 55 56 56 56 58
5	5.1 5.2 5.3 5.4	Absolute ESD promotes Thermal Package 5.4.1 Electric 5.5.1 5.5.2 5.5.3 5.5.4 5.5.5 5.5.6 5.5.7	te maximum ratings rotection al data ge and PCB thermal data PowerSSO-36 thermal data cal characteristics Supply and supply monitoring Oscillator Power-on reset (V _S) Voltage regulator V ₁ Voltage regulator V ₂ Reset output Watchdog	49 50 52 55 56 56 56 57 58 58
5	5.1 5.2 5.3 5.4	Absolute ESD promotes Thermal Package 5.4.1 Electric 5.5.1 5.5.2 5.5.3 5.5.4 5.5.5 5.5.6 5.5.7 5.5.8	te maximum ratings rotection al data ge and PCB thermal data PowerSSO-36 thermal data cal characteristics Supply and supply monitoring Oscillator Power-on reset (V _S) Voltage regulator V ₁ Voltage regulator V ₂ Reset output Watchdog High side outputs	49 50 52 55 55 56 56 58 58 58 60 61

		5.5.11	High speed CAN transceiver	32
		5.5.12	LIN transceiver	37
		5.5.13	Operational amplifier	7 0
		5.5.14	SPI	⁷ 1
		5.5.15	Inputs TxDC and TxDL for Flash Mode	′3
6	ST SF	ય		7
	6.1	SPI com	ımunication flow	7'
		6.1.1	General description	
		6.1.2	Operating code definition	
		6.1.3	Global Status Register	
		6.1.4	Configuration register	
		6.1.5	Address mapping	
		6.1.6	Write operation	
		6.1.7	Format of data shifted out at SDO during Write cycle	31
		6.1.8	Read operation	32
		6.1.9	Format of data shifted out at SDO during Read cycle	33
		6.1.10	Read and Clear Status Operation	34
		6.1.11	Read device information	35
	6.2	SPI regi	sters	37
		6.2.1	Overview command byte	37
		6.2.2	Overview control register	38
		6.2.3	Control Register 1	<u>)</u> 2
		6.2.4	Control Register 2 9) 5
		6.2.5	Control Register 3) 6
		6.2.6	Control Register 4	98
		6.2.7	Control Register 5)1
		6.2.8	Control Register 6)3
		6.2.9	Control Register 7)5
		6.2.10	Control Register 810)6
		6.2.11	Control Register 9)7
		6.2.12	Control Register 1010)8
		6.2.13	Control Register 11	8(
		6.2.14	Control Register 12)9
		6.2.15	Control Register 13)9
		6.2.16	Control Register 14	0
		6.2.17	Control Register 15	11

L99PM72GXP	Contents
L99PW/ZGXP	Contents

8	Revi	sion his	story	128
	7.2	PowerS	SSO-36 mechanical data	126
	7.1	ECOPA	ACK [®]	126
7	Pack	•	ormation	
			-	
		6.2.27	Status Register 5	125
		6.2.26	Status Register 4	123
		6.2.25	Status Register 3	121
		6.2.24	Status Register 2	120
		6.2.23	Status Register 1	118
		6.2.22	Global status register	117
		6.2.21	Overview status register	116
		6.2.20	Control Register 35	115
		6.2.19	Control Register 34	114
		6.2.18	Control Register 16	112



List of tables L99PM72GXP

List of tables

Table 1.	Device summary	1
Table 2.	Pin definitions and functions	.11
Table 3.	CAN wake-up signalization	19
Table 4.	Wake up from Standby Modes	20
Table 5.	Functional overview (truth table)	22
Table 6.	Fail-Safe conditions and exit modes	29
Table 7.	Persisting fail safe conditions and exit modes	31
Table 8.	PWM configuration for high-side outputs	45
Table 9.	Absolute maximum ratings	49
Table 10.	ESD protection	50
Table 11.	Operating junction temperature	50
Table 12.	Temperature warning and thermal shutdown	50
Table 13.	Thermal parameter	54
Table 14.	Supply and supply monitoring	55
Table 15.	Oscillator	56
Table 16.	Power-on reset (V _S)	56
Table 17.	Voltage regulator V ₁	56
Table 18.	Voltage regulator V ₂	
Table 19.	Reset output	
Table 20.	Watchdog	
Table 21.	Output (OUT_HS)	
Table 22.	Outputs (OUT14)	
Table 23.	Relay drivers	
Table 24.	Wake-up inputs	62
Table 25.	CAN communication operating range	62
Table 26.	CAN transmit data input: pin TxDC	
Table 27.	CAN receive data output: pin RxDC	63
Table 28.	CAN transmitter and receiver: pins CANH and CANL	63
Table 29.	CAN transceiver timing	
Table 30.	LIN transmit data input: pin TxD	
Table 31.	LIN receive data output: pin RxD	67
Table 32.	LIN transmitter and receiver: pin LIN	67
Table 33.	LIN transceiver timing	68
Table 34.	LIN pull-up: pin LINPU	69
Table 35.	Operational amplifier	70
Table 36.	Input: CSN	71
Table 37.	Inputs: CLK, DI	71
Table 38.	DI timing	71
Table 39.	Output: DO	72
Table 40.	DO timing	72
Table 41.	CSN timing	72
Table 42.	RXDL/NINT, RXDC/NINT timing	73
Table 43.	Inputs: TxDC and TxDL for Flash Mode	
Table 44.	Command Byte	
Table 45.	Operating code definition	
Table 46.	Global status register	
Table 47.	Configuration register	
Table 48	Address manning	80



L99PM72GXP List of tables

Table 49.	Write command format: command byte	
Table 50.	Write command format: data byte 1	
Table 51.	Write command format: data byte 2	
Table 52.	Format of data shifted out at SDO during write cycle: global status register	
Table 53.	Format of data shifted out at SDO during write cycle: data byte 1	
Table 54.	Format of data shifted out at SDO during write cycle: data byte 2	
Table 55.	Read command format: command byte	
Table 56.	Read command format: data byte 1	
Table 57.	Read command format: data byte 2	
Table 58.	Format of data shifted out at SDO during read cycle: global status register	
Table 59.	Format of data shifted out at SDO during read cycle: data byte 1	
Table 60.	Format of data shifted out at SDO during read cycle: data byte 2	
Table 61.	Read and clear status command format: command byte	
Table 62.	Read and clear status command format: data byte 1	
Table 63.	Read and clear status command format: data byte 2	
Table 64.	Format of data shifted out at SDO during read and clear status: global status register	
Table 65.	Format of data shifted out at SDO during read and clear status: data byte 1	
Table 66.	Format of data shifted out at SDO during read and clear status: data byte 2	
Table 67. Table 68.	Read device information	
Table 69.	Family identifier.	
Table 70.	Silicon version identifier	
Table 70.	SPI-frame-ID	
Table 71.	SPI register: command byte	
Table 72.	SPI register: mode selection	
Table 73.	SPI register: CTRL register selection	
Table 75.	SPI register: STAT register selection	
Table 76.	Overview of control register data bytes	
Table 77.	Control register 1: command and data bytes	
Table 78.	Control register 1, data bytes	
Table 79.	Control register 1, bits	
Table 80.	Control register 2: command and data bytes	
Table 81.	Control register 2, data bytes	
Table 82.	Control register 2, bits	
Table 83.	Control register 3: command and data bytes	
Table 84.	Control register 3, data bytes	
Table 85.	Control register 3, bits	
Table 86.	Control register 4: command and data bytes	98
Table 87.	Control register 4, data bytes	99
Table 88.	Control register 4, bits	99
Table 89.	Control register 5: command and data bytes	101
Table 90.	Control register 5, data bytes	
Table 91.	Control register 5, bits	
Table 92.	Control register 6: command and data bytes	
Table 93.	Control register 6, data bytes	
Table 94.	Control register 6, bits	
Table 95.	Control register 7: command and data bytes	
Table 96.	Control register 7, data bytes	
Table 97.	Control register 7, bits	
Table 98.	Control register 8: command and data bytes	
Table 99.	Control register 8, data bytes	
Table 100.	Control register 8, bits	106



List of tables L99PM72GXP

Table 101.	Control register 9: command and data bytes	. 107
Table 102.	Control register 9, data bytes	
Table 103.	Control register 9, bits	. 107
Table 104.	Control register 10: command and data bytes	. 108
Table 105.	Control register 10, data bytes	. 108
Table 106.	Control register 10, bits	. 108
Table 107.	Control register 11: command and data bytes	. 108
Table 108.	Control register 11, data bytes	. 108
Table 109.	Control register 11, bits	. 108
Table 110.	Control register 12: command and data bytes	. 109
Table 111.	Control register 12, data bytes	. 109
Table 112.	Control register 12, bits	. 109
Table 113.	Control register 13: command and data bytes	. 109
Table 114.	Control register 13, data bytes	. 109
Table 115.	Control register 13, bits	. 109
Table 116.	Control register 14: command and data bytes	. 110
Table 117.	Control register 14, data bytes	. 110
Table 118.	Control register 14, bits	. 110
Table 119.	Control register 15: command and data bytes	. 111
Table 120.	Control register 15, data bytes	. 111
Table 121.	Control register 15, bits	. 111
Table 122.	Control register 16: command and data bytes	. 112
Table 123.	Control register 16, data bytes	
Table 124.	Control register 16, bits	. 112
Table 125.	Control register 34: command and data bytes	. 114
Table 126.	Control register 34, data bytes	
Table 127.	Control register 34, bits	. 114
Table 128.	Control register 35: command and data bytes	. 115
Table 129.	Control register 35, data bytes	. 115
Table 130.	Control register 35, bits	. 115
Table 131.	Overview of status register data bytes	. 116
Table 132.	Global status register	. 117
Table 133.	Status register 1: command and data bytes	
Table 134.	Status register 1, data bytes	. 118
Table 135.	Status register 1, bits	. 118
Table 136.	Status register 2: command and data bytes	. 120
Table 137.	Status register 2, data bytes	. 120
Table 138.	Status register 2, bits	
Table 139.	Status register 3: command and data bytes	
Table 140.	Status register 3, data bytes	. 121
Table 141.	Status register 3, bits	
Table 142.	Status register 4: command and data bytes	
Table 143.	Status register 4, data bytes	
Table 144.	Status register 4, bits	
Table 145.	Status register 5: command and data bytes	
Table 146.	Status register 5, data bytes	
Table 147.	Status register 5, bits	
Table 148.	PowerSSO-36 mechanical data	
Table 149.	Document revision history	. 128



L99PM72GXP List of figures

List of figures

Figure 1.	Block diagram	
Figure 2.	Pin connection (top view)	12
Figure 3.	Voltage source with external PNP	14
Figure 4.	Voltage source with external PNP and current limitation	14
Figure 5.	Voltage source with external NPN	
Figure 6.	Voltage source with external NPN and current limitation	15
Figure 7.	Voltage regulator behaviour and diagnosis during supply voltage ramp-up / ramp-down	
	conditions	17
Figure 8.	Sequence to enter and exit SW Debug Mode	18
Figure 9.	Main operating modes	
Figure 10.	Watchdog in normal operating mode (no errors)	25
Figure 11.	Watchdog with error conditions	
Figure 12.	Watchdog in FLASH Mode	26
Figure 13.	Change watchdog timing within long open window	27
Figure 14.	Change watchdog timing within window mode	
Figure 15.	General procedure to change watchdog timing out of Fail safe mode	
Figure 16.	Change watchdog timing out of Fail safe mode (Watchdog failure)	28
Figure 17.	Example: exit Fail-Safe mode from Watchdog failure	30
Figure 18.	Master node configuration using LIN_PU (optional)	33
Figure 19.	Transceiver state diagram if selective wake-up is disabled (CR16 SW_EN = 0)	35
Figure 20.	CAN transceiver state diagram if selective wake-up is enabled (CR16 SW_EN = 1)	
Figure 21.	CAN wake up capabilities	
Figure 22.	Overvoltage and undervoltage protection and diagnosis	43
Figure 23.	Thermal shutdown protection and diagnosis	
Figure 24.	Phase shifted PWM	46
Figure 25.	Typical application diagram	48
Figure 26.	Thermal data of PowerSSO-36	51
Figure 27.	PowerSSO-36 PC board	52
Figure 28.	PowerSSO-36 thermal resistance junction to ambient vs PCB copper area (V ₁ ON)	53
Figure 29.	PowerSSO-36 thermal impedance junction to ambient vs PCB copper area (single pulse	
	with V ₁ ON)	53
Figure 30.	PowerSSO-36 thermal fitting model (V ₁ ON)	54
Figure 31.	Watchdog timing (long, early, late and safe window)	59
Figure 32.	Watchdog early, late and safe windows	60
Figure 33.	LIN transmit, receive timing	
Figure 34.	SPI - transfer timing diagram	73
Figure 35.	SPI input timing	
Figure 36.	SPI output timing (part 1)	75
Figure 37.	SPI CSN - output timing	
Figure 38.	SPI - CSN low to high transition and global status bit access	76
Figure 39.	Read configuration register	79
Figure 40.	Write configuration register	
Figure 41.	Format of data shifted out at SDO during write cycle	
Figure 42.	Format of data shifted out at SDO during read cycle	
Figure 43.	Format of data shifted out at SDO during read and clear status operation	
Figure 44.	PowerSSO-36 package dimensions	126



1 Block diagram and pin description




Figure 1. Block diagram

Table 2. Pin definitions and functions


Pin	Symbol	Function
1	AGND	Analog ground
2	RxDC/NINT	RxDC -> CAN receive data output NINT -> indicates remote CAN wake-up events in Active Mode (transceiver in TRX_STBY; CAN_ACT = 0)
3	TxDC	CAN transmit data Input
4	CANH	CAN high level voltage I/O
5	CANL	CAN low level voltage I/O
6	N.C.	TBC
7	CANSUP	CAN supply input; to allow external CAN supply from V ₁ or V ₂ regulator.
8	NRESET	NRESET output to microcontroller; Internal pull-up of typ. 100 K Ω (reset state = LOW)
9	V1	Voltage regulator 1 output: 5 V supply e.g. micro controller, CAN transceiver
10	V2	Voltage regulator 2 output: 5 V supply for external loads (IR receiver, potentiometer, sensors) or CAN transceiver. V ₂ is protected against reverse supply.
11	TxDL	LIN transmit data input
12	RxDL/NINT	RxDL -> LIN receive data output NINT -> indicates local/remote wake-up events except CAN wake-up in Active Mode provides a programmable timer interrupt signal
13	OP2+	Non inverting input of operational amplifier 2
14	OP2-	Inverting input of operational amplifier 2
15	OP2_OUT	Output of operational amplifier 2
16	DI	SPI: serial data input
17	DO	SPI: serial data output
18	CLK	SPI: serial clock input
19	CSN	SPI: chip select not input
2022	WU13	Wake-up Inputs 13: Input pins for static or cyclic monitoring of external contacts
23	OP1_OUT	Output of operational amplifier 1
24	OP1-	Inverting input of operational amplifier 1
25	OP1+	Non inverting input of operational amplifier 1
26	OUT4	High side driver output (7 Ω , typ)
27	OUT3/FSO	Configurable as: - High-side driver output (7Ω, typ) - Fail safe output pin (default)
28	OUT2	High side driver output (7 Ω , typ)
29	OUT1	High side driver output (7 Ω , typ)
30	OUT_HS	High side driver (1 Ω , typ)



Table 2. Pin definitions and functions (continued)

Pin	Symbol	Function
31	V_S	Power supply voltage
32	LINPU	High side driver output to switch off LIN master pull up resistor
33	LIN	LIN bus line
34	REL1	Low side driver output (2 Ω typ)
35	REL2	Low side driver output (2 Ω typ)
36	PGND	Power ground (REL1/2, LIN and CAN GND), to be connected to AGND externally

Figure 2. Pin connection (top view)



2 Detailed description

2.1 Voltage regulators

The L99PM72GXP contains two independent and fully protected low drop voltage regulators, which are designed for very fast transient response and do not require electrolytic output capacitors for stability.

The output voltage is stable with ceramic load capacitors \geq 220 nF.

2.1.1 Voltage regulator: V₁

The V_1 voltage regulator provides 5 V supply voltage and up to 250 mA continuous load current and is mainly intended for supply of the system microcontroller. The V_1 regulator is embedded in the power management and Fail_safe functionality of the device and operates according to the selected operating mode.

It can be used to supply the internal HS CAN Transceiver via the CANSUP pin externally. In case of a short circuit condition on the CAN bus, the output current of the transmitter is limited to 100 mA and the transceiver is turned off in order to ensure continued supply of the microcontroller.

In addition the regulator V_1 drives the L99PM72GXP internal 5 V loads. The voltage regulator is protected against overload and overtemperature. An external reverse current protection has to be provided by the application circuitry to prevent the input capacitor from being discharged by negative transients or low input voltage. Current limitation of the regulator ensures fast charge of external bypass capacitors. The output voltage is stable for ceramic load capacitors \geq 220 nF.

If the device temperature exceeds the TSD1 threshold, all outputs (OUTx, RELx, V2, LIN) are deactivated except V_1 . Hence the micro controller has the possibility for interaction or error logging. In case of exceeding TSD2 threshold (TSD2 > TSD1), also V_1 is deactivated (see *Figure 23: Thermal shutdown protection and diagnosis*). A timer is started and the voltage regulator is deactivated for $t_{TSD} = 1$ sec. During this time, all other wakeup sources (CAN, LIN, WU1...3 and wake up of μ C by timer) are disabled. After 1 sec, the voltage regulator tries to restart automatically. If the restart fails 7 times, within one minute, without clearing and thermal shutdown condition still exists, the L99PM72GXP enters the Forced $V_{Bat_standby}$ Mode.

In case of short to GND at " V_1 " after initial turn on ($V_1 < 2 \text{ V}$ for $t > t_{V1 \text{ short}}$) the L99PM72GXP enters the Forced $V_{Bat_standby}$ Mode. Reactivation (wake-up) of the device can be achieved with signals from CAN, LIN, WU1..3 or periodic wake by timer.

2.1.2 Voltage regulator: V₂

The voltage regulator V_2 can supply additional 5 V loads (e.g. logic components or the integrated HS CAN transceiver or external loads such as sensors or potentiometers. The maximum continuous load current is 100 mA. The regulator is protected against:

- Overload
- Overtemperature
- Short circuit (short to ground and battery supply voltage)
- Reverse biasing



2.1.3 Increased output current capability for voltage regulator V₂

For applications, which require high output currents, the output current capability of the regulator can be increased my means of the integrated operational amplifiers and an external pass transistor.

L99PM72

Vs

OPX OPX OPX PR

OPX PR

OPX PR

GAPGCFT01023

Figure 3. Voltage source with external PNP

Figure 4. Voltage source with external PNP and current limitation




Figure 3 shows a possible configuration with a PNP pass element using Voltage Regulator 2 to provide the voltage reference for the regulated output voltage V3.

The V_S operating range for this circuit is 5.5 V to 18 V. It is important respect the input common mode range specified for the operational amplifiers.

The output voltage V3 can be calculated using the following formula (for R3 = R4):

$$V_3 = \frac{V_2}{2} \cdot \frac{R_1 + R_2}{R_2} [V]$$

577

The circuit in *Figure 4* provides additional current limitation using an additional PNP transistor and R6, which allows setting the current limit.




Figure 5. Voltage source with external NPN

Figure 6. Voltage source with external NPN and current limitation




Figure 5 shows a possible configuration with an NPN pass element using Voltage Regulator 2 to provide the voltage reference for the regulated output voltage V3. This circuit requires fewer components compared to the configuration in Figure 3 but has a limited V_S operating range (6 V to 18 V).

The output voltage V3 can be calculated using the following formula (for R3 = R4):

$$V_3 = \frac{V_2}{2} \cdot \frac{R_1 + R_2}{R_2} [V]$$

The circuit in *Figure 6* provides additional current limitation using an additional NPN transistor and R5 which allows setting the current limit.

Alternatively, Voltage Regulator 1 can be used to provide the 5 V reference for this topology. However, the additional current consumption through R3 and R4 has to be considered in $V_{1\ standby}$ Mode.

2.1.4 Voltage regulator failure

The V_1 and V_2 regulator output voltages are monitored.

In case of a drop below the V_1 , V_2 - fail thresholds ($V_{1,2}$ < 2 V, typ for t > 2 μ s), the $V_{1,2}$ -fail bits are latched. The fail bits can be cleared by a dedicated SPI command.

Short to ground detection

If 4 ms after turn on of the regulator the $V_{1,2}$ voltage is below the $V_{1,2}$ fail thresholds, (independent for $V_{1,2}$), the L99PM72GXP identifies a short circuit condition at the related regulator output and the regulator are switched off.

In case of V_1 short to GND failure the device enters $V_{Bat_standby}$ mode automatically. Bits Forced VBAT TSD2/SHTV1 and V_1 fail were set.


In case of a V₂ short to GND failure the V₂ short and V₂ fail bit is set.

If the output voltage of the corresponding regulator once exceeded the $V_{1,2_fail}$ thresholds the short to ground detection is disabled. If a short to ground condition occurs the regulator outputs switch of due to Thermal shutdown (V_1 at TSD2; V_2 at TSD1).

L99PM72GXP Detailed description

2.1.5 Voltage regulator behavior

Figure 7. Voltage regulator behaviour and diagnosis during supply voltage ramp-up / ramp-down conditions



2.2 Operating modes

The L99PM72GXP can be operated in 4 different operating modes:

- Active
- FLASH
- V_{1_standby}
- V_{Bat_standby}

A cyclic monitoring of wake-up inputs and a periodic interrupt / wake-up by timer is available in standby modes.

2.2.1 Active Mode

All functions are available and the device is controlled by the ST SPI Interface.

2.2.2 Flash Mode

To program the system microcontroller via LIN or HS CAN bus signals, the device can be operated in LIN Flash Mode or CAN Flash Mode where the internal watchdog is disabled.

All other device features in Flash Mode are available as in Active Mode.

CAN Transmitter and CAN Receiver are enabled in CAN Flash Mode by default.

A transition from Flash Modes to V₁ standby or V_{bat} standby is not possible.

The modes can be entered by applying an external voltage at the respective pin:

- V_{TxDL} ≥ V_{flash} (CAN Flash Mode)
- V_{TxDC} ≥ V_{flash} (LIN Flash Mode)

At exit from Flash Modes ($V_{TxD} < V_{flash}$) no NRESET pulse is generated and the watchdog starts with a long open window.

Note:

Setting both TxDL and TxDC to high voltage levels (> V_{flash}) is not allowed Communication at the respective TxD pin is not possible

2.2.3 SW-Debug Mode

To allow software debugging, the watchdog can be deactivated by setting CR34: WDEN = 0.

Write access to this bit is only possible during CAN Flash Mode in order to prevent accidental deactivation of the watchdog. After setting the WDEN bit the CAN Flash Mode can be left ($V_{TxDL} < V_{Flash}$) and the Watchdog remains deactivated (see *Figure 8*)

In SW-Debug Mode, the full device functionality is available.




Figure 8. Sequence to enter and exit SW Debug Mode

2.2.4 V_{1_standby} mode

The transition from Active Mode to V_{1 standby} mode is controlled by SPI.

To supply the micro controller in a low power mode, the voltage regulator 1 (V_1) remains active. In order to reduce the current consumption, the regulator goes in low current mode as soon as the supply current of the microcontroller goes below the I_{CMP} current threshold. At this transition, the L99PM72GXP also deactivates the internal watchdog.

Relay outputs, LIN and CAN Transmitters are switched off in $V_{1_standby}$ Mode. High side outputs and the V_{2} regulator remain in the configuration programmed prior to the standby command.

L99PM72GXP Detailed description

A cyclic supply of external contacts and a synchronized monitoring of the contact state can be activated and configured by SPI.

In $V_{1_standby}$ mode various wake-up sources can be individually programmed. Each wake-up event puts the device into Active Mode and forces the RxDL/NINT pin to a low level indicating the wake-up condition to the microcontroller.

After Power ON Reset (POR) all wake up sources are activated by default except the periodic interrupt / wake timer.

With the interrupt timer the micro controller can be forced from 'stop' to 'run' after a programmable period. The RxDL/NINT pin is forced low after the timer is elapsed. The L99PM72GXP enters active mode and is awaiting a valid watchdog trigger.

Both internal timers can be used for this feature.

The interrupt timer (TINT) at pin RxDL/NINT is only available in $V_{1\ standbv}$ mode.

Note:

Inputs TxDL, TxDC must be at recessive (high) level and CSN must be at high level or at high impedance in order to achieve minimum standby current in $V_{1_standby}$ Mode. Inputs DI and CLK must be at GND or at high impedance to achieve minimum standby current in $V_{1_standby}$ Mode.

2.2.5 Interrupt

The interrupt signal (linked to RxDL/NINT) indicates a wake-up event from $V_{1_standby}$ mode. In case of a wake-up by Wake-up Inputs, activity on LIN or CAN, SPI access or Timer-Interrupt the RxDL/NINT pin is pulled low for $t = t_{interrupt}$.

If the CAN transceiver is deactivated during Active Mode (CAN_ACT = 0), a WUP (SWEN = 0) or a WUF (SWEN = 1) generates an interrupt at RxDC/NINT to signalize CAN communication on the bus to the microcontroller.

In case of a CAN communication timeout an interrupt at RxDC /NINT is generated and the CAN TO flag is set.

In case of $V_{1_standby}$ mode and $(I_{V1} > I_{CMP})$, the device remains in standby mode, the V_1 regulator switches to high current mode and the watchdog starts. No Interrupt signal is generated.

Operating mode	Event	Wake-up transition to active	Status flag	Interrupt	Transceiver state
Active	WUP or WUF ⁽¹⁾	Not applicable	Wake_CAN WUP or WUP/WUF	RxDC	TRX_STBY
	CAN timeout		CAN_TO	RxDC	TRX_STBY
V _{1_standby}	WUP or WUF ⁽¹⁾	Yes	Wake_CAN WUP or WUP/WUF	RxDL	TRX_STBY
	CAN timeout	No	CAN_TO	RxDC	TRX_STBY

Table 3. CAN wake-up signalization

Operating mode	Event	Wake-up transition to active	Status flag	Interrupt	Transceiver state
V _{bat_standby}	WUP or WUP/WUF ⁽²⁾	Yes	Wake_CAN WUP/WUF	Not applicable	TRX_STBY
	CAN timeout	Transition to TRX_SLEEP	CAN_TO		TRX_SLEEP

Table 3. CAN wake-up signalization (continued)

- 1. SW_EN = 0:
 - wake-up according ISO 11898-5 (WUP)
 Flags: Wake_CAN, WUP
 SW_EN = 1:

 - wake-up according ISO 11898-6 (on WUP/WUF combination)
 Flags: Wake_CAN, WUP, WUF (the WUP flag is set only if the received WUF also contained a WUP)
- 2. SW EN = 0:
 - wake-up according ISO 11898-5 (on WUP)
 Flags: Wake_CAN, WUP

 - wake-up according ISO 11898-6 (on WUP/WUF combination)

 After the reception of a wake-up pattern (WUP) the CAN Enhanced Voltage Biasing is turned on until a CAN timeout is detected
 - Flags: Wake CAN, WUP, WUF

2.2.6 V_{Bat standby} mode

The transition from Active Mode to V_{Bat standby} mode is initiated by an SPI command.

In $V_{Bat\ standby}$ Mode, the V_1 voltage regulator, relay outputs, LIN and CAN Transmitters are switched off. High side Outputs and the V₂ Regulator remain in the configuration programmed prior to the standby command.

In $V_{\mbox{\footnotesize{Bat_standby}}}$ mode the current consumption of the L99PM72GXP is reduced to a minimum

An NRESET pulse is generated upon wake-up from $V_{\text{bat standby}}$ Mode.

Note:

Inputs TXDL, TXDC and CSN must be terminated to GND in $V_{bat_standby}$ to achieve minimum standby current.

This can be achieved with the internal ESD protection diodes of the microcontroller (microcontroller is not supplied in this mode; V_1 is pulled to GND).

2.2.7 Wake up from Standby Modes

A wake-up from standby mode switches the device to active mode. This can be initiated by one or more of the following events:

Table 4. Wake up from Standby Modes

Wake up source	Description		
LIN bus activity	Can be disabled by SPI		
CAN bus activity	Can be disabled by SPI Selective Wake-up can be configured by SPI		
Level change of WU1 - 3	Can be individually configured or disabled by SPI		



L99PM72GXP Detailed description

Wake up source	Description		
I _{V1} > I _{CMP}	Device remains in $V_{1_standby}$ mode but watchdog is enabled (If $I_{CMP} = 0$) and the V_1 regulator goes into High Current Mode (Increased Current Consumption). No interrupt is generated.		
Timer Interrupt / Wake up of μC by TIMER	programmable by SPI - V _{1_standby} Mode: device wakes up and Interrupt signal is generated at RxDL/NINT when programmable timeout has elapsed - V _{Bat_standby} Mode: device wakes up, V ₁ regulator is turned on and NRESET signal is generated when programmable timeout has elapsed		
SPI Access	Always active (except in V _{Bat_standby} mode) Wake up event: CSN is low and first rising edge on CLK		

Table 4. Wake up from Standby Modes (continued)

To prevent the system from a deadlock condition (no wake up possible) a configuration where the periodic timer interrupt and wake up by LIN and HS CAN are disabled, is not allowed. The default configuration is entered for all wake-up sources in case of such an invalid setting.

All wake-up events from $V_{1_standby}$ mode (except $I_{V1} > I_{CMP}$) are indicated to the microcontroller by a low-pulse (duration: 56 µs) at RxDL/NINT or RxDC/NINT (see *Table 3: CAN wake-up signalization*)

Wake-up from $V_{1_standby}$ by SPI Access might be used to check the interrupt service handler.

2.2.8 Wake up inputs

The de-bounced digital inputs WU1...WU3 can be used to wake up the L99PM72GXP from standby modes. These inputs are sensitive to any level transition (positive and negative edge)

For static contact monitoring, a filter time of $64\mu s$ is implemented at WU1-3. The filter is started when the input voltage passes the specified threshold.

In addition to the continuous sensing (static contact monitoring) at the wake up inputs, a cyclic sense functionality is implemented. This feature allows periodical activation of the wake-up inputs to read the status of the external contacts. The periodical activation can be linked to Timer 1 or Timer 2 (see Section 2.2.9). The input signal is filtered with a filter time of 16 μ s after a programmable delay (80 μ s or 800 μ s) according to the configured Timer On-time. A wake-up is processed if the status has changed versus the previous cycle.

The Outputs OUT_HS and OUT1-4 can be used to supply the external contacts with the timer setting according to the cyclic monitoring of the wake-up inputs.

If the wake-up inputs are configured for cyclic sense mode the input filter timing and input filter delay (*WUx_filt* in control register 2) must correspond to the setting of the High Side Output which supplies the external contact switches (OUTx in control register 0).

In Standby Mode, the inputs WU1-3 are SPI configurable for pull-up or pull-down current source configuration according to the setup of the external. In active mode the inputs have a pull down resistor.

In Active Mode, the input status can be read by SPI (Status Register 2). Static sense should be configured (Control Register 2) before the read operation is started (In cyclic sense



configuration, the input status is updated according to the cyclic sense timing; therefore, reading the input status in this mode may not reflect the actual status).

2.2.9 Cyclic contact supply

In $V_{1_standby}$ and $V_{Bat_standby}$ modes, any high side driver output (OUT1..4, OUTHS) can be used to periodically supply external contacts.

The timing is selectable by SPI

Timer 1: period is X s. The on-time is 10 ms resp. 20 ms: with $X \in \{1, 2, 3, 4s\}$

Timer 2: period is X ms. The on-time is 100 μ s resp. 1 ms: with X \in {10, 20, 50, 200 ms}

Timer 1 and Timer 2 are re-started with every valid write command to CR3 (CSN low to high transition). The timers start with the off-phase.

2.2.10 Timer interrupt / wake-up of microcontroller by timer

During standby modes the cyclic wake up feature, configured via SPI, allows waking up the μ C after a programmable timeout according to timer1 or timer 2.

From $V_{1_standby}$ mode, the L99PM72GXP wakes up (after the selected timer has elapsed) and sends an interrupt signal (via RxDL/NINT pin) to the μ C. The device enters active mode and the watchdog is started with a long open window. The microcontroller can send the device back into $V_{1_standby}$ after finishing its tasks.

From $V_{bat_standby}$ mode, the L99PM72GXP wakes up (after the selected timer has elapsed), turns on the V_1 regulator and provides an NRESET signal to the μC . The device enters active mode and the watchdog is started with a long open window. The microcontroller can send the device back into $V_{bat_standby}$ after finishing its tasks.

2.3 Functional overview (truth table)

Table 5. Functional overview (truth table)

		Operating modes			
Function	Comments	Active Mode	V _{1_standby} static mode (cyclic sense)	V _{Bat_standby} static mode (cyclic sense)	
Voltage regulator, V ₁	VOUT=5V	On	On ⁽¹⁾	Off	
Voltage regulator, V ₂	VOUT=5V	On/ Off ⁽²⁾	On ⁽²⁾ / Off	On ⁽²⁾ / Off	
Reset generator		On	On	Off	
Window watchdog	V ₁ monitor	On		Off	
Wake up		Off	Active ⁽³⁾	Active ⁽³⁾	
HS-cyclic supply	Oscillator time base	On / Off	On ⁽²⁾ / Off	On ⁽²⁾ / Off	
Relay driver		On	Off	Off	



Table 5. Functional overview (truth table) (continued)

				,	
		Operating modes			
Function	Comments	Active Mode	V _{1_standby} static mode (cyclic sense)	V _{Bat_standby} static mode (cyclic sense)	
Operational amplifiers		On	Off	Off	
LIN	LIN 2.1	On	Off ⁽⁴⁾	Off ⁽⁴⁾	
HS_CAN		On / Off ⁽⁵⁾	Off ⁽⁴⁾	Off ⁽⁴⁾	
FSO (if configured by SPI), active by default	Fail safe output	OUT3/FSO OFF (6)	OUT3/FSO OFF ⁽⁶⁾	OUT3/FSO OFF ⁽⁶⁾	
Oscillator		On	Off ⁽⁷⁾	Off ⁽⁷⁾	
V _S -Monitor		On	(8)	(8)	

- 1. Supply the processor in low current mode.
- 2. Only active when selected via SPI.
- 3. Unless disabled by SPI
- 4. The bus state is internally stored when going to standby mode. A change of bus state leads to a wake-up after exceeding of internal filter time (if wake-up by LIN or CAN is not disabled by SPI). Selective Wake functionality if enabled by SPI
- 5. After power-on, the HS CAN transceiver is in 'CAN Trx Standby' Mode. It is activated by SPI command (CAN_ACT = 1)
- 6. ON in Failsafe Condition: If Standby mode is entered with active Fail Safe mode, the output remains ON in Standby mode.
- 7. ON, if cyclic sense is enabled.
- 8. Cyclic activation = pulsed ON during cyclic sense




Figure 9. Main operating modes

2.4 Configurable window watchdog

During normal operation, the watchdog monitors the micro controller within a programmable trigger cycle: (10 ms, 50 ms, 100 ms, 200 ms)

In $V_{Bat_standby}$ and Flash program modes, the watchdog circuit is automatically disabled. In $V_{1_standby}$ mode a wake up by timer is programmable in order to wake up the μC (see Section 2.2.10). After wake-up, the Watchdog starts with a long open window. After serving the watchdog, the microcontroller may send the device back to $V_{1_standby}$ mode.

After power-on or Standby mode, the watchdog is started with a long open window (65 ms nominal). The long open window allows the micro controller to run its own setup and then to trigger the watchdog via the SPI. The trigger is processed when the CSN input becomes HIGH after the transmission of the SPI word.

Writing '1' to the watchdog trigger bit terminates the long open window and start the window watchdog (the timing is programmable by SPI). Subsequently, the micro controller has to



serve the watchdog by alternating the watchdog trigger bit within the safe trigger area (refer to *Figure 32*).

A correct watchdog trigger signal immediately starts the next cycle.

After 8 watchdog failures in sequence, the V_1 regulator is switched off for 200 ms. If subsequently, 7 additional watchdog failures occur, the V_1 regulator is completely turned off and the device goes into $V_{\text{Bat standby}}$ mode until a wakeup occurs.

In case of a Watchdog failure, the outputs (RELx, OUTx, V2) are switched off and the device enters Fail_safe mode (i. e. all control registers are set to default values except the 'OUT3 control bit').

The following diagrams illustrate the Watchdog behavior of the L99PM72GXP. The diagrams are split into 3 parts. First diagram shows the functional behavior of the watchdog without any error. The second diagram covers the behavior covering all the error conditions, which can affect the watchdog behavior. Third diagram shows the transition in and out of FLASH mode. All 3 diagrams can be overlapped to get all the possible state transitions under all circumstances. For a better readability, they were split in normal operating, operating with errors and flash mode.




Figure 10. Watchdog in normal operating mode (no errors)