

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Integrated solenoid driver for automotive applications

Datasheet - production data



Features

- · Automotive qualified
- Excitation switch $S_1 = 60 \text{ m}\Omega$
- Recirculation switch S₂ = 60 mΩ
- CMOS compatible inputs
- Load current up to 14 A
- Integrated clamp structure
 - Switch S₁ clamp voltage = 45 V (minimum)
- Current sense amplifier with internal sense resistor
- S₁ switch PWM operation above 10 KHz
- I²C standard interface for mode control and enhanced diagnostic
- Diagnostic output:
 - Open drain fault detection
 - Flag of clamp activation at the end of injection cycle
- Input for voltage monitoring and feedback
- Thermal shutdown and warning
- Overcurrent shutdown and diagnostic
- Undervoltage and overvoltage detection
- Open-load detection

Description

The L99SD01-E is a device intended for driving inductive loads such as Compressed Natural Gas (CNG) injectors.

The inputs are CMOS-compatible. The diagnostic outputs CLAMP_FLAG and FAULT provide an indication of demagnetization mode and fault conditions, respectively.

The integrated standard serial interface (I²C) allows to digitally set peak and hold current values and other injection parameters. It also provides detailed diagnostic information. The device should work with pre-programmed peak and hold current values when values are not set by external micro. All injection parameters can be changed during operating conditions and taken into account at the first injection rising edge after the end of communication. Diagnostic information is available in case of overcurrent, overtemperature, overvoltage and open-load.

Table 1. Device summary

Package	Order codes		
rackage	Tube	Tape and reel	
PowerSSO-36	L99SD01-E	L99SD01TR-E	

Contents L99SD01-E

Contents

1	Bloc	ck diagram and pin description	6
2	Injed	ction cycle description	9
	2.1	Phase 1	10
	2.2	Phase 2	10
	2.3	Phase 3	10
	2.4	Phase 4	10
	2.5	Phase 5	
3	Diag	gnostic	14
4	Ι ² C μ	protocol description	17
	4.1	SDA and SCL signals	17
	4.2	Data validity	17
	4.3	START and STOP conditions	18
	4.4	Byte format	18
	4.5	Acknowledge (ACK) and Not Acknowledge (NACK)	19
	4.6	Device addressing	19
	4.7	Write operation	20
	4.8	Read operation	21
	4.9	Registers Addresses and Fault register	22
5	Regi	ister description	24
	5.1	Register A	24
	5.2	Register B	24
	5.3	Register C	24
	5.4	Register D	25
	5.5	Register E	25
	5.6	Register F	26
	5.7	Register G	26
	5.8	Register H	26
	5.9	Fault register	27



L99SD01-E Contents

6	Electrical specification				
	6.1	Absolute maximum rating	28		
	6.2	Thermal data	29		
	6.3	Electrical characteristics	29		
7	ОТР	(One Time Programmable Memory)	38		
8	Appl	ication schematic	39		
9	Pack	age and PCB thermal data	40		
	9.1	PowerSSO-36 thermal data	40		
10	Pack	age and packing Information	43		
	10.1	ECOPACK® packages	43		
	10.2	PowerSSO-36 package information	43		
11	Revi	sion history	45		



List of tables L99SD01-E

List of tables

Table 1.	Device summary	. 1
Table 2.	Pin description	. 7
Table 3.	Diagnostic fault	14
Table 4.	Registers addresses	22
Table 5.	Absolute maximum rating	28
Table 6.	Thermal data	
Table 7.	V _{BATT} supply	29
Table 8.	Power switches $S_1 - S_2 \dots$	29
Table 9.	S ₁ switching (excitation path)	30
Table 10.	Switching (recirculating path)	30
Table 11.	V _{DDL} undervoltage detection	30
Table 12.	Enable	
Table 13.	Input: SYNC_INJ	
Table 14.	Input: PWM	
Table 15.	Inputs: E0, E1, E2	
Table 16.	IN_SIGNAL VOLTAGE MONITOR, CHECK_SIGNAL	
Table 17.	Differential current sense amplifier	
Table 18.	Current sense comparator	
Table 19.	8-bit digital to analog converter	
Table 20.	S ₁ protections and diagnostic	
Table 21.	Application registers range	
Table 22.	IPEAK, IHOLD (-40 °C < T_j < 150 °C, unless otherwise specified)	
Table 23.	Charge pump	
Table 24.	I ² C-bus SDA, SCL I/O stages	
Table 25.	I ² C-bus SDA, SCL bus lines characteristics	
Table 26.	Electrical transient requirements (part 1)	
Table 27.	Electrical transient requirements (part 2)	
Table 28.	Electrical transient requirements (part 3)	
Table 29.	16 bit OTP modules	
Table 30.	Thermal parameters	
Table 31.	PowerSSO-36 mechanical data	
Table 32.	Document revision history	45



L99SD01-E List of figures

List of figures

Figure 1.	Block diagram	. 6
Figure 2.	Waveforms	. 9
Figure 3.	Load configuration	. 9
Figure 4.	Registers (default values)	12
Figure 5.	FSM (state machine)	13
Figure 6.	Thermal protection	15
Figure 7.	Short to battery protection	15
Figure 8.	Soft short to battery protection	16
Figure 9.	Open-load diagnostic	16
Figure 10.	Connection of I ² C-devices to I ² C-bus	
Figure 11.	Bit transfer on the I ² C-bus	
Figure 12.	START and STOP conditions	
Figure 13.	Data transfer on the I ² C-bus	19
Figure 14.	Complete data transfer	19
Figure 15.	The first byte after the START procedure	20
Figure 16.	WRITE command	
Figure 17.	Current READ command	
Figure 18.	Random READ command	
Figure 19.	Fault Register	
Figure 20.	Definition of timing on the I ² C-bus	
Figure 21.	Application schematic	
Figure 22.	PowerSSO-36 PC board	
Figure 23.	Rthj-amb vs PCB copper area in open box free air condition	
Figure 24.	PowerSSO-36 thermal impedance junction ambient	
Figure 25.	Thermal fitting model of a HSD in PowerSSO-36	42
Figure 26.	PowerSSO-36 package dimensions	43



Block diagram and pin description






Table 2. Pin description

Table 2. Fill description					
Pin number	Pin name	Description			
1 OTP_15V		Power supply for OTP test purposes. Not connected.			
2	IN_SIGNAL	This pin is used to acquire (through an external resistor) the signal coming from the Main ECU			
3	CHECK_SIGNAL	The voltage on the "IN_SIGNAL" pin is compared with V _{BATT} /2: IF IN_SIGNAL > Vbatt/2 then CHECK_SIGNAL = H IF IN_SIGNAL <= Vbatt/2 then CHECK_SIGNAL = L			
4	MAINT_IPK	Diagnostic pin going high when device is regulating Ipeak current value			
5	CLAMP_FLAG	Reporting the CLAMP intervention and the end of injection cycle			
6	SDA	I ² C serial interface data line			
7	SCL	I ² C serial interface clock line (100 kHz)			
8	FAULT	The FAULT pin is pulled low whenever a fault condition is detected.			
9	PWM	External PWM clock			
10	SYNC_INJ	It is used for injection synchronization and to set the single injection duration.			
11 ENABLE		This pin is used to enable/disable the device. When low, device enters standby low consumption mode			
12	TEST	Test activation. Not connected.			
13 TEST_OUT3 14 SGND		Pin for test purposes. Not connected			
		Signal ground pin. Do not connect to ground module. Use for local capacitor connection			
15-18	15-18 PGND Power ground pin				
		Recirculation path – the external recirculation diode is connected between this pin and battery.			
23	TEST_OUT2	Pin for test purposes. Not connected			
24	TEST_OUT1	Pin for test purposes. Not connected			
25	BATT	Power supply voltage			
26	CPUMP1	Charge pump pin for external capacitor connection			
27	CPUMP2	Charge pump pin for external capacitor connection			
28	CTANK	Supply voltage for high side driver			
29 VDDL		5 V external supply voltage			
30	C3V3	3.3 V supply pin for external capacitor connection			
31	SGND	Signal ground pin. Do not connect to ground module. Use for local capacitor connection			
32	E0	Address pin externally hard wired to ground or VDDL to address till 8 devices in parallel			
33	E1	Address pin externally hard wired to ground or VDDL to address till 8 devices in parallel			




Table 2. Pin description (continued)

Pin number	Pin name	Description				
34	E2	Address pin externally hard wired to ground or VDDL to address till 8 devices in parallel				
35 SGND		Signal ground pin. Do not connect to ground module. Use for local capacitor connection				
36	OTP_0V	Power ground for OTP test purposes. Not connect				
Tab	OUT	Excitation path – the injector is connected between battery and this pin				

2 Injection cycle description

Figure 2 includes the main waveforms showing a typical injection cycle while *Figure 3* shows typical load connection and recirculation diode.



BATT

REC

CLAMP

Figure 3. Load configuration

2.1 Phase 1

Injection phase starts by closing S_1 switch when there is a rising edge of SYNC_INJ signal. During this phase current on injector rises till an I_{PEAK} value set in the register A. If current doesn't reach I_{PEAK} value within a maximum time fixed in register H, the device status switches from phase 1 to phase 2.

2.2 Phase 2

If current hasn't still reached I_{PEAK} value S_1 switch continues to be ON and current continues to flow through load during all phase 2 whose length is set in register B. As soon as current reaches I_{PEAK} value it will be regulated in PWM mode at this value. PWM frequency is fixed by external clock via PWM pin.

Current is controlled by shutting-down S_1 when current reaches I_{PEAK} value. During the remaining period injector current is re-circulating through S_2 switch which should be always closed during phase 1 and phase 2. We speak about slow-recirculation during this phase.

Pin MAINT_IPK should be kept high (5 V) when current has reached and is regulated around I_{PFAK} value.

2.3 Phase 3

This is the temporary phase to go from I_{PEAK} to I_{HOLD} value. During this phase S_1 is open. Register C sets the time length of this phase. Register D sets the recirculation mode:

- Slow recirculation: S₂ closed.
- Fast recirculation: S2 open and clamp on S1 activated.

A particular case is when at the end of phase 2 current has not reached I_{PEAK} value yet. In this case device will go to phase 3 in slow recirculation mode whatever the value set in register D.

2.4 Phase 4

During this phase current is controlled to I_{HOLD} value. During this phase S_2 is always closed. Register E sets I_{HOLD} current value. Current is controlled by shutting-down S_1 when current reaches I_{HOLD} value. Recirculation is slow because S_2 is closed during this phase.

PWM clock signal is given externally on pin PWM.

This phase starts at the end of phase 3 when current on injector has slowed down but not below the holding value. For this reason at the beginning of this phase PWM duty cycle will be fixed by the minimum turn-on time of regulation loop, till the current reaches I_{HOLD} value.

This phase lasts till the end of injection given by the falling edge of SYNC_INJ signal. Shutting of injector is done by turning off S_1 and S_2 . Fast recirculation happens through S_1 by clamp activation. CLAMP_FLAG is set to high value (5 V) during 350 µsec minimum. To minimize the current ripple during the passage from phase 3 to phase 4, a temporary hold value could be used for some PWM cycles. Register F sets this temporary hold current value, whilst Register G sets time length.

577

2.5 Phase 5

System is waiting for next injection cycle. No current is flowing through injector. Switches S_1 and S_2 are open.

End of injection cycle could happen everywhere during injection cycle. So device should sustain fast recirculation even during phase 2 with high current values.

If the time duration of one phase is set to zero then the corresponding phase should be skipped and device must enter the following phase.

All registers have pre-programmed values hard coded in the device. So device can operate as it is without needing of a first programming phase (for typical application). In all other applications first register writing is done automatically at the beginning of communication. All registers could be modified during the operating phase. Modified values are activated at the beginning of the first injection cycle following the end of the serial communication. Synchronization event is the rising edge of SYNC_INJ signal. In reset state all registers are cleared.


Enable pin allows device to enter standby mode with very low current consumption. Enable signal can be supplied directly by microcontroller.


Typical applications include 4 to 8 injectors which are driven via a microcontroller through a serial interface (I²C). Each device is recognizable by a unique hard wired address code. Three pins are devoted to code up to 8 device addresses.

Each communication between microcontroller and each device is closed by an acknowledgment message. If this message does not arrive it means that something is not working in communication between microcontroller and L99SD01-E.



Figure 4. Registers (default values)





DocID022573 Rev 5

Diagnostic L99SD01-E

3 Diagnostic

Device is auto-protected against some failures and is able to send the information fault to microcontroller via FAULT pin and serial communication line. The following table resumes all the fault conditions detected by the device and the corresponding device behavior.

Table 3. Diagnostic fault

Fault condition	Device behavior		
THERMAL	Shutdown S_1 with slow recirculation (S_2 on). Fault pin low and fault register set.		
SHUTDOWN	Device restarts when temperature slows down the reset value. Fault register reset by microcontroller.		
THERMAL WARNING	Normal mode. Fault register set. Fault register reset by microcontroller. No action on Fault pin.		
UNDERVOLTAGE	Normal mode. Fault pin low and fault register set. Fault register reset by microcontroller.		
OVERVOLTAGE	Normal mode. Fault pin low and fault register set. Fault register reset by microcontroller.		
OUTPUT SHORTED TO BATT ⁽¹⁾	Shut down immediately after minimum turn on time. Fault pin low and fault register set. To avoid false overcurrent detections, fault is latched in register only if happens during phase 1 or 2. In case of resistive short circuit, at the beginning of injection cycle current through load rises too fast and this will set as a short fault. Device couldn't restart until fault register is reset by microcontroller.		
OPEN LOAD ⁽²⁾	Normal mode. Fault pin low and fault register set. Fault register reset by microcontroller.		

^{1.} No internal current limiter. Response time of current limiter would be longer than shut-off time.

^{2.} CHECK during PHASE 1. If max duration time of phase1 is reached (register H value) Open-load detection signal is read by control logic and validated.

L99SD01-E Diagnostic

Figure 6. Thermal protection





Figure 7. Short to battery protection



Diagnostic L99SD01-E

Figure 8. Soft short to battery protection





Figure 9. Open-load diagnostic



4 I²C protocol description

The L99SD01-E is compatible with the standard I²C serial bus. This is a two wire serial interface that uses a bi-directional data bus (SDA) and serial clock (SCL). Each device connected to the bus is recognized by a unique address (whether it is a microcontroller, memory or injector driver) and can operate as either a transmitter or receiver, depending on the function of the device. In addition to transmitters and receivers, devices can also be considered as masters or slaves when performing data transfers. A master is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a slave. L99SD01-E can only be a slave, transmitter or receiver, during communication.




Figure 10. Connection of I²C-devices to I²C-bus

4.1 SDA and SCL signals

Both SDA and SCL are bidirectional lines, connected to a positive supply voltage via a current-source or pull-up resistor. When the bus is free, both lines are HIGH. The output stages of devices connected to the bus must have an open-drain or open-collector to perform the wired-AND function.

Data on the I²C bus can be transferred at rates up to 100 kbit/s in the standard-mode. The number of devices connected to the bus is limited by the max bus capacitance.

4.2 Data validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. One clock pulse is generated for each data bit transferred.




Figure 11. Bit transfer on the I²C-bus

4.3 START and STOP conditions

All transactions begin with a START (S) and can be terminated by a STOP (P).

A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP condition.

START and STOP conditions are always generated by the master. The bus is considered to be busy after the START condition. The bus is considered to be free again a certain time after a STOP condition.

The bus stays busy if a repeated START (Sr) is generated instead of a STOP signal. In this respect, the START (S) and repeated START (Sr) conditions are functionally identical.




Figure 12. START and STOP conditions

4.4 Byte format

Every byte put on the SDA line must be 8 bits long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte has to be followed by an Acknowledge bit. Data is transferred with the Most Significant Bit (MSB) first.

57/




Figure 13. Data transfer on the I²C-bus

4.5 Acknowledge (ACK) and Not Acknowledge (NACK)

The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. All clock pulses including the acknowledge 9th clock pulse are generated by the master.

The acknowledge signal is defined as follows: the transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line LOW and it remains stable LOW during the HIGH period of this clock pulse. Setup and hold times must also be taken into account.

When the SDA remains HIGH during this 9th clock pulse, this is defined as the Not Acknowledge signal. The master can then generate either a STOP condition to abort the transfer, or a repeated START condition to start a new transfer.

4.6 Device addressing

Data transfers follow the format shown in fig.10. After the START condition (S), a slave address is sent. This address is 7 bits long followed by an eighth bit which is a data direction bit (R/W). A 'zero' indicates a transmission (WRITE), a 'one' indicates a request for data (READ). A data transfer is always terminated by a STOP condition (P) generated by the master. However, if a master still wishes to communicate on the bus, it can generate a repeated START condition (Sr) and address another slave without first generating a STOP condition. Various combinations of read/write formats are then possible within such a transfer.





Figure 14. Complete data transfer

Figure 15. The first byte after the START procedure



4.7 Write operation

WRITE command in L99SD01-E is used to store data into volatile memory.

Master initiates a START condition (S) and then sends the first byte which is the slave address followed by the R/W= '0'. If L99SD01-E recognizes its address then it generates an ACK signal.


Each L99SD01-E has a different slave address. The first four bits of the address are the device type identifier and do not change for all L99SD01-E devices. The following three bits are used to address till 8 different L99SD01-E on the same bus.

Second byte sent by master in write mode is the register address where data must be written. After Acknowledge from slave, master starts to send the data, which can be one or more bytes. Eight different registers may be written in L99SD01-E. If more than eight data bytes are sent by the master, roll-over occurs.

The transfer finishes when master sends a STOP condition (P).

After the successful completion of write operations, the device internal address counter is incremented automatically, to point to the next byte address after the last one that was modified.

Figure 16. WRITE command





4.8 Read operation

READ command in L99SD01-E is used to read data contained into volatile memory. There are essentially two different Read operation modes: Current Read and Random Read.

In Random READ mode a dummy write is first performed to load the address into the address counter, then without sending a STOP condition, the Master sends another START condition, and repeats the slave address, with the R/W bit set to '1' (READ). At this point slave acknowledges and starts sending data output from the addressed register. One or more bytes can be sent to master. L99SD01-E stops sending data when it receives a NACK signal from master. At this point master can decide to stop transmission by sending a STOP condition or to generate a repeated START condition to start communication with another slave. At the end of communication internal address counter is incremented automatically, to point to the next byte address after the last one that was read.

In Current READ mode, following a START condition, the master sends a slave address with a R/W bit set to '1'. At this point slave acknowledges and starts sending data output from the register addressed by the internal counter. One or more bytes can be sent to master. L99SD01-E stops sending data when it receives a NACK signal from master. At this point master can decide to stop transmission by sending a STOP condition or to generate a repeated START condition to start communication with another slave.

SLAVE ADDRESS R/W Ā S DATA Α Α DATA Р DATA '1' (read) From master to slave A = acknowledge (SDA LOW) From slave to master \bar{A} = not acknowledge (SDA HIGH) S = START condition P = STOP condition Example: Read two registers values for L99SD01-E with enable chip = 1. Internal register counter is pointing to register 7 (0:7) Ρ S 0 1 0 1 0 0 1 Α Ā Α Phase1 time max Ipeak current After read operation internal register counter is pointing to register 1

Figure 17. Current READ command

SLAVE ADDRESS R/W REGISTER ADDRESS SLAVE ADDRESS DATA DATA Ā '0' (write From master to slave A = acknowledge (SDA LOW) From slave to master Ā = not acknowledge (SDA HIGH) S = START condition P = STOP condition Example:Read Hold current and temporary hold current registers values for L99SD01-E with enable chip = 0. 0 1 0 1 0 0 0 After read operation internal register counter is pointing to register 6

Figure 18. Random READ command

Besides the eight parameter registers, there is another eight bit register which corresponds to the fault register. It can only be reset and read via dedicated commands.

4.9 Registers Addresses and Fault register

L99SD01-E does not need to be first configured via I²C-bus line. Default application parameters are hard-wired in the device. At first turn-on default application parameters are transferred inside registers which can be further modified by customer via I²C-bus if needed. In order to permit "real-time" parameter changes each register will have an equivalent temporary register to store the data until the first low-to-high transition on SYNC_INJ signal at the end of communication. At this time temporary registers are transferred into the actual parameter registers.


Each register can be read/written via serial interface. Fault register can be read and reset (fault cleared).

	Register address	Register content	Length	Access	Purpose
R0	1010 0000	I peak current	1 byte	R/W	Read/Store data
R1	1010 0001	Phase 2 duration	1 byte	R/W	Read/Store data
R2	1010 0010	Phase 3 duration	1 byte	R/W	Read/Store data
R3	1010 0011	Demag mod	1 byte	R/W	Read/Store data
R4	1010 0100	Hold Current	1 byte	R/W	Read/Store data
R5	1010 0101	Temporary hold current	1 byte	R/W	Read/Store data
R6	1010 0110	Temporary hold current time duration	1 byte	R/W	Read/Store data
R7	1010 0111	Phase 1 time max	1 byte	R/W	Read/Store data
R8	1111 1100	Fault Register	1 byte	W	Clear Fault
110				R	Read Fault

Table 4. Registers addresses



Figure 19. Fault Register





Register description L99SD01-E

5 Register description

5.1 Register A

MSB						LSB	
7	6	5	4	3	2	1	0
IPK[7]	IPK[6]	IPK[5]	IPK[4]	IPK[3]	IPK[2]	IPK[1]	IPK[0]

Address: 0xA0 Type: R/W

Reset: 0010 1000b

Description: IPK[7...0]: I_{PEAK} current value.

 I_{PEAK} current in ampere can be computed as IPK[7...0] * 20.55 / 255. Value are only

guaranteed between 2 A and 14 A.

5.2 Register B



Address: 0xA1


Type: R/W

Reset: 0101 0010b

Description: TPK[7...0]: Phase 2 (I_{PEAK} current) duration.

Phase 2 duration in ms can be computed as TPK[7...0] * 5 / 255.

5.3 Register C



Address: 0xA2 Type: R/W

Reset: 0010 0100b

Description: TPH[7...0]: t_{PEAK TO HOLD} (Phase 3) duration.

If DEMAG_MODE bit is 0, $t_{PEAK\ TO\ HOLD}$ in microseconds can be computed as

TPH[7...0] * 500 / 255.

If DEMAG_MODE bit is set to 1, $t_{PEAK_TO_HOLD}$ in milliseconds can be computed as TPH[7...0] * 10 / 255.

5.4 Register D



Address: 0xA3

Type: R/W

Reset: 0000 0001b

Description: DEMAG_MODE: demagnatization during phase 3 is fast if this bit is set to 1 or slow

otherwise.

Note: If at the end of phase 2 the current has not reached I_{PEAK} value, slow demagnatization

mode will be applied during phase 3 whatever the value of DEMAG_MODE bit.

5.5 Register E

MSB LSB 0 6 5 4 3 2 IH[1] IH[7] IH[6] IH[5] IH[4] IH[3] IH[2] IH[0]

Address: 0xA4

Type: R/W

Reset: 0110 1001b

Description: IH[7...0]: I_{HOLD} current value.

 I_{HOLD} current value in ampere can be computed as IH[7...0] * 4.11 / 255. Value are

only guaranteed between 0.5 A and 3 A.