

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China











Non-PCI Single-Chip Full Duplex Ethernet Controller

Datasheet

Product Features

- Non-PCI Single-Chip Ethernet Controller
- Fully Supports Full Duplex Switched Ethernet
- Supports Enhanced Transmit Queue Management
- 6K Bytes of On-Chip RAM
- Supports IEEE 802.3 (ANSI 8802-3) Ethernet Standards
- Automatic Detection of TX/RX Polarity Reversal
- Enhanced Power Management Features
- Supports "Magic Packet" Power Management Technology
- Hardware Memory Management Unit
- Optional Configuration via Serial EEPROM Interface (Jumperless)
- Supports single 5V or 3.3V VCC Design
- Industrial temperature range of –40°C to 85°C
- Supports Mixed Voltage External PHY Designs¹
- Low Power CMOS Design
- 100 Pin QFP and TQFP Lead-Free RoHS Compliant Packages (1.0mm body Thickness)
- Pin Compatible with the LAN91C92 and LAN91C94

Bus Interface

- Direct Interface to Local Bus, with No Wait States
- Flexible Bus Interface
- 16 Bit Data and Control Paths
- Fast Access Time
- Pipelined Data Path
- Handles Block Word Transfers for any Alignment
- High Performance Chained ("Back-to-Back")
 Transmit and Receive
- Pin Compatible with the LAN91C92 and the LAN91C94 in Local Bus Mode

- Dynamic Memory Allocation Between Transmit and Receive
- Flat Memory Structure for Low CPU Overhead
- Buffered Architecture, Insensitive to Bus Latencies (No Overruns/Underruns)
- Supports Boot PROM for Diskless Local Bus Applications

Network Interface

- Integrated 10BASE-T Transceiver Functions:
 - Driver and Receiver
 - Link Integrity Test
 - Receive Polarity Detection and Correction
- Integrated AUI Interface
- 10 Mb/s Manchester Encoding/Decoding and Clock Recovery
- Automatic Retransmission, Bad Packet Rejection, and Transmit Padding
- External and Internal Loopback Modes
- Four Direct Driven LEDs for Status/ Diagnostics

Software Drivers

- LAN9000 Drivers for Major Network Operating Systems Utilizing Local Bus Interface
- Software Drivers Compatible with the LAN91C92, LAN91C94, LAN91C100FD (100 Mb/s), and LAN91C110 (100 Mb/s) Controllers in Local Bus Mode
- Software Drivers Utilize Full Capability of 32 Bit Microprocessor

SMSC LAN91C96i Revision 1.0 (10-23-08)

¹ Refer to Description of Pin Functions on Page 14 for 5V tolerant pins



ORDER NUMBERS:

LAN91C96i-MU for 100 pin, TQFP Lead-Free RoHS Compliant package LAN91C96i-MS for 100 pin, QFP Lead-Free RoHS Compliant package



80 ARKAY DRIVE, HAUPPAUGE, NY 11788 (631) 435-6000, FAX (631) 273-3123

Copyright © 2008 SMSC or its subsidiaries. All rights reserved.

Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your local SMSC sales office to obtain the latest specifications before placing your product order. The provision of this information does not convey to the purchaser of the described semiconductor devices any licenses under any patent rights or other intellectual property rights of SMSC or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated version of SMSC's standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The product may contain design defects or errors known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets are available upon request. SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained by visiting SMSC's website at http://www.smsc.com. SMSC is a registered trademark of Standard Microsystems Corporation ("SMSC"). Product names and company names are the trademarks of their respective holders.

SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE. IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF SMSC OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.



Table of Contents

| Chap | ter 1 | General Description | 5 |
|--------------|--------|--|----|
| Chap | oter 2 | Overview | 6 |
| Chan | oter 3 | Pin Configurations | 9 |
| 3.1 | | Bus vs. Pin Requirements | |
| Char | ter 4 | Description of Pin Functions | 1/ |
| Спар 4.1 | | Symbols | |
| | | • | |
| Chap | | Functional Description | |
| 5.1 5.2 | | Memorypt Structure | |
| 5.2 5.3 | | Logic | |
| 5.4 | | Down Logic States | |
| | oter 6 | Packet Format in Buffer Memory for Ethernet | |
| - | | • | |
| - | ter 7 | Registers Map in I/O Space | |
| 7.1 7.2 | | ace Accessace Registers Description | |
| | | Bank Select Register | |
| | | - | |
| _ | ter 8 | Theory of Operation | |
| 8.1 | | I Flow Of Events For Transmit (Auto Release =0) | |
| 8.2 | | I Flow of Events for Transmit (Auto Release = 1) | |
| 8.3 | | I Flow Of Events For Receive | |
| 8.4 8.5 | | ry Partitioning | |
| 6.5 8.6 | | pt Generation Down | |
| | | | |
| _ | ter 9 | Functional Description of the Blocks | |
| 9.1 | | ry Management Unit | |
| 9.2 | | | |
| 9.3 | | terface | |
| 9.4 9.5 | | tate Policytion Considerations | |
| 9.5 9.6 | | Block | |
| 9.7 | | Number FIFOs | |
| 9.8 | | Block | |
| 9.9 | | rk Interface | |
| 9.10 | | ASE-T | |
| 9.11 | | | |
| 9.12 | | sical Interface | |
| 9.13 | | smit Functions | |
| 9.14 | | smit Drivers | |
| 9.15 | Rece | eive Functions | 77 |
| Chap | ter 10 | Board Setup Information | |
| 10.1 | | nostic LEDs | |
| 10.2 | | Clock Considerations | |
| Chan | ter 11 | Operation Description | Q1 |
| Спар 11.1 | | mum Guaranteed Ratings* | |
| 11.2 | | Electrical Characteristics | |
| | | | |
| Chap | ter 12 | Timing Diagrams | 89 |

DATASHEET



| Chapter 13 | Package Outlines | 106 |
|------------------|--|------------|
| List of Fig | jures | |
| Figure 3.1 – Pin | Configuration of LAN91C96i QFP | 9 |
| Figure 3.2 – Pin | Configuration of LAN91C96i TQFP | 10 |
| Figure 3.3 – Sv: | stem Diagram for Local Bus with Boot Prom | 11 |
| | 191C96i Internal Block Diagram | |
| | pping and Paging vs. Receive and Transmit Area | |
| | nsmit Queues and Mapping | |
| | ceive Queues and Mapping | |
| | N91C96i Internal Block Diagram with Data Path | |
| | ical Address Generation and Relevant Registers | |
| Figure 6.1 – Da | a Packet Format | 29 |
| Figure 7.1 - LAN | I91C96i Registers | 32 |
| | errupt Structure | |
| | errupt Service Routine | |
| | INTR | |
| Figure 8.3 – TX | INTR | 63 |
| | EMPTY INTR | |
| | ver Send and Allocate Routines | |
| | errupt Generation for Transmit; Receive, MMU | |
| | U Packet Number Flow and Relevant Registers | |
| | X 16 Serial EEPROM Map | |
| | ocal Bus Consecutive Read Cycles | |
| | ocal Bus Consecutive Write Cycles | |
| | ocal Bus Consecutive Read and Write Cycles | |
| | ata Register Special Read Access | |
| | ata Register Special Write Access | |
| | Bit Mode Register Cycles | |
| | kternal ROM Read Access | |
| | ocal Bus Register Access When Using Bale | |
| | cternal ROM Read Access Using Bale | |
| • | EPROM Neits | |
| | EPROM Write External ENDEC Interface – Start of Transmit | |
| | External ENDEC Interface – Start of Transmit | |
| | Differential Output Signal Timing (10BASE-T and AUI) | |
| | Receive Timing – Start of Frame (AUI and 10BASE-T) | |
| | Receive Timing – Start of Frame (AUI and 10BASE-T) | |
| Figure 12.10 – 1 | Transmit Timing – End of Frame (AUI and 10BASE-T) | 103 103 |
| | Collision Timing (AUI) | |
| | Memory Read Timing | |
| Figure 12.15 – 1 | nput Clock Timing | 105 |
| Figure 12.20 1 | Nemory Write Timing | 105 |
| | 0 Pin QFP Package Outline | |
| | 0 Pin TQFP Package Outline | |
| | • | |
| List of Ta | DIES | |
| | 91C96l Address Space | |
| | Transactions In Local Bus Mode | |
| | rrupt Merging | |
| | et Logic | |
| | Bus Mode Defined States (Refer To Table 5.6 For Next States To Wake-Up Events) | |
| | l Bus Mode | |
| | smit Loop | |
| | Pin QFP Package Parameters | |
| Table 13.2 - 100 | Pin TQFP Package Parameters | 107 |
| | | |



Chapter 1 General Description

The LAN91C96i is a VLSI Ethernet Controller that combines Local Bus interfaces in one chip. LAN91C96i integrates all MAC and physical layer functions, as well as the packet RAM, needed to implement a high performance 10BASE-T (twisted pair) node. For 10BASE5 (thick coax), 10BASE2 (thin coax), and 10BASE-F (fiber) implementations, the LAN91C96i interfaces to external transceivers via the provided AUI port. Only one additional IC is required for most applications. The LAN91C96i comes with Full Duplex Switched Ethernet (FDSWE) support allowing the controller to provide much higher throughput. 6K bytes of RAM is provided to support enhanced throughput and compensate for any increased system service latencies. The controller implements multiple advanced powerdown modes including Magic Packet to conserve power and operate more efficiently. The LAN91C96i can directly interface with the Local Bus and deliver no-wait-state operation. For Local Bus interfaces, the LAN91C96i occupies 16 I/0 locations and no memory space.

The same I/O space is used for Local Bus operations. Its shared memory is sequentially accessed with 40ns access times to any of its registers, including its packet memory. DMA services are not used by the LAN91C96i, virtually decoupling network traffic from local or system bus utilization. For packet memory management, the LAN91C96i integrates a unique hardware Memory Management Unit (MMU) with enhanced performance and decreased software overhead when compared to ring buffer and linked list architectures. The LAN91C96i is portable to different CPU and bus platforms due to its flexible bus interface, flat memory structure (no pointers), and its loosely coupled buffered architecture (not sensitive to latency).

The LAN91C96i is available in 100-pin QFP and TQFP (1.0 mm body thickness) packages; green, lead-free packages are also available. The low profile TQFP is ideal for mobile applications such as PC Card LAN adapters. The LAN91C96i operates with a single power supply voltage of 5V or 3.3V. The industrial temperature range for LAN91C96i is -40° C to 85°C.



Chapter 2 Overview

A unique architecture allows the LAN91C96i to combine high performance, flexibility, high integration and simple software interface.

The LAN91C96i incorporates the LAN91C92 functionality for Local Bus environments. The LAN91C96i consists of the same logical I/O register structure in Local Bus modes. The MMU (Memory Management Unit) architecture used by the LAN91C96i combines the simplicity and low overhead of fixed areas with the flexibility of linked lists providing improved performance over other methods.

Packet reception and transmission are determined by memory availability. All other resources are always available if memory is available. To complement this flexible architecture, bus interface functions are incorporated in the LAN91C96i, as well as a 6144 byte packet RAM - and serial EEPROM-based setup. The user can select or modify configuration choices. The LAN91C96i integrates most of the 802.3 functionality, incorporating the MAC layer protocol, the physical layer encoding and decoding functions with the ability to handle the AUI interface. For twisted pair networks, LAN91C96i integrates the twisted pair transceiver as well as the link integrity test functions.

The LAN91C96i is a true 10BASE-T single chip device able to interface to a system or a local bus.

Support for direct-driven LEDs for installation and run-time diagnostics is provided. 802.3 statistics are gathered to facilitate network management.

The LAN91C96i is a single chip Ethernet controller designed to be 100% pin and software compatible with the LAN91C92 and LAN91C94 in Local Bus mode.

The LAN91C96i has been designed to support full duplex switched Ethernet and provides Fully independent transmit and receive operations.

The LAN91C96i internal packet memory is extended to 6k bytes, and the MMU will continue to manage memory in 256 byte pages. The increase in memory size accommodates the potential for simultaneous transmit and receive traffic in some full duplex applications as well as support for enhanced performance on systems that introduce increased latency.

The LAN91C96i has the ability to retrieve configuration information from a serial EEPROM on reset or power-up. In Local Bus mode, the serial EEPROM acts as storage of configuration and IEEE Ethernet address information compatible with the existing LAN91C90, LAN91C92, and LAN91C94 Local Bus Ethernet controllers. External Flash ROM is required for CIS storage.



THE LAN91C96I OFFERS:

High integration:

Single chip controller including:

- Packet RAM
- Local Bus interface
- EEPROM interface
- Encoder/decoder with AUI interface
- 10BASE-T transceiver

High performance:

Chained ("Back-to-back") packet handling with no CPU intervention:

- Queues transmit packets
- Queues receive packets
- Stores results in memory along with packet
- Queues interrupts
- Optional single interrupt upon completion of transmit chain

Fast block move operation for load/unload:

- CPU sees packet bytes as if stored continuously.
- Handles 16 bit transfers regardless of address alignment.
- Access to packet through fixed window.

Fast bus interface:

Compatible with Local Bus type and faster buses.

Flexibility:

Flexible packet and header processing:

- Can access any byte in the packet.
- Can immediately remove undesired packets from queue.
- Can move packets from receive to transmit queue.
- Can alter receive processing order without copying data.
- Can discard or enqueue again a failed transmission.



Resource allocation:

- Memory dynamically allocated for transmit and receive.
- Can automatically release memory on successful transmission.

Configuration:

Local Bus:

- Uses non-volatile jumperless setup via serial EEPROM.
- nROMon LAN91C96i, is left open with a pullup for Local Bus mode. This pin is sampled at the end of RESET.



Chapter 3 Pin Configurations




Figure 3.1 - Pin Configuration of LAN91C96i QFP

Datasheet






Figure 3.2 – Pin Configuration of LAN91C96i TQFP

Page 10

Revision 1.0 (10-24-08)

SMSC LAN91C96i






Figure 3.3 – System Diagram for Local Bus with Boot Prom



3.1 Local Bus vs. Pin Requirements

| FUNCTION | LOCAL BUS | MAX NUMBER OF PINS |
|--------------------|--------------------|-----------------------|
| SYSTEM ADDRESS BUS | A0 | 21 |
| | A1-9 | |
| | A10 | |
| | A11 | |
| | A12-14 | |
| | A15 | |
| | A16-18 | |
| | A19 | |
| | AEN | |
| SYSTEM DATA BUS | D0-15 | 16 |
| SYSTEM CONTROL BUS | RESET | 12 |
| | BALE | |
| | nIORD | |
| | nIOWR | |
| | nMEMR | |
| | IOCHRDY | |
| | nIOCS16 | |
| | nSBHE | |
| | INTR0 | |
| | INTR1 | |
| | INTR2 | |
| | INTR3 | |
| SERIAL EEPROM | EEDI | 8 |
| | EEDO | |
| | EECS | |
| | EESK | |
| | ENEEP | |
| | IOS0 | |
| | IOS1 | |
| | IOS2 | |
| CRYSTAL OSC. | XTAL1, XTAL2 | 2 |
| POWER | VDD, AVDD | 9 |
| GROUND | GND, AGND | 11 |
| 10BASE-T interface | TPERXP | 6 |
| | TPERXN | |
| | TPETXP | |
| | TPETXN | |
| | TPETXDP TPETXDN | |
| AUI interface | RECP RECN | 6 |
| | COLP COLN | |
| | TXP/nCOLL | |
| | TXN/nCRS | |



| FUNCTION | LOCAL BUS | MAX NUMBER OF PINS |
|----------|--|-----------------------|
| LEDs | nLNKLED/TXD nRXLED/RXCLK nBSELED/RXD nTXLED/nTXEN | 4 |
| MISC. | RBIAS PWRDWN/TXCL K nXENDEC nEN16 nROM | 5 |



Chapter 4 Description of Pin Functions

| PIN NO. | | | | |
|-------------------------------|------------------------------------|--------------------------|------------------------|---|
| TQFP QFP | | PIN NAME | TYPE | DESCRIPTION |
| 93 | 95 | nROM | I/O4 with pullup | This pin is sampled at the end of RESET. For Local Bus operation this pin is left open and it is used as a ROM chip select output that goes active when nMEMR is low and the address bus contains a valid ROM address. In Local Bus mode the LAN91C96i is pin compatible with the LAN91C92 and LAN91C94 |
| 26-28 30-36 | 28,29, 30, 32-38 | A0-9 | ** | Input address lines 0 through 9. |
| 37 | 39 | A10/nFWE | 1 | Local Bus - Input address line 10. |
| 39 | 41 | A11/nFCS | I | Local Bus - Input address line 11. |
| 40-46 | 42-48 | A12-18 | ** | Input address lines 12 through 18. |
| 47 | 49 | A19/nCE1 | I with pullup | Local Bus - Input address line 19. |
| 52 | 54 | AEN/ nREG/ nAS | I with pullup | Local Bus - Address enable input. Used as an address qualifier. Address decoding is only enabled when AEN is low. |
| 24 | 26 | nSBHE/ nCE2 | I with pullup | Local Bus - Byte High Enable input. Asserted (low) by the system to indicate a data transfer on the upper data byte. |
| 53 | 55 | IOCHRDY/ nWAIT | OD24 with pullup | Local Bus - Output. Optionally used by the LAN91C96i to extend host cycles. |
| 55-58 60-63 7- 10 12-15 | 57-60, 62-65, 9-12, 14-17 | D0-15 | I/O24 | Bi-directional. 16 bit data bus used to access the LAN91C96i internal registers. The data bus has weak internal pullups. Supports direct connection to the system bus without external buffering. |
| 65 | 67 | RESET | IS with pullup | Input. Active high Reset. This input is not considered active unless it is active for at least 100ns to filter narrow glitches. |
| 25 | 27 | BALE/nWE | IS with pullup | Local Bus - Input. Address strobe. For systems that require address latching, the falling edge of BALE latches address lines and nSBHE. |
| 17 | 19 | INTR0/ nIREQ/ INTR | O24 | Local Bus - Active high interrupt signal. The interrupt line selection is determined by the value of INT SEL1-0 bits in the Configuration Register. This interrupt is tri-stated when not selected. |
| 18 | 20 | INTR1/ nINPACK | O24 | Local Bus - Output. Active high interrupt signal. The interrupt line selection is determined by the value of INT SEL1-0 bits in the Configuration Register. This interrupt is tri-stated when not selected. |
| 20 | 22 | INTR2 | O24 | Local Bus - Outputs. Active high interrupt signals. The interrupt line selection is determined by the value of INT SEL1-0 bits in the Configuration Register. These interrupts are tri-stated when not selected. |



| PIN | NO. | | | |
|-------|-------|---------------------|-------------------------------|--|
| TQFP | QFP | PIN NAME | TYPE | DESCRIPTION |
| 21 | 23 | INTR3 | O24 | Local Bus - Outputs. Active high interrupt signals. The interrupt line selection is determined by the value of INT SEL1-0 bits in the Configuration Register. These interrupts are tri-stated when not selected. |
| 23 | 25 | nIOCS16/ nIOIS16 | OD24 | Local Bus - Active low output asserted in 16 bit mode when AEN is low and A4-A15 decode to the LAN91C96i address programmed into the high byte of the Base Address Register. |
| 49 | 51 | nIORD/ xDS | IS with pullup | Local Bus, - Input. Active low read strobe used to access the LAN91C96i IO space. |
| 50 | 52 | nIOWR/ R/nW | IS with pullup | Local Bus - Input. Active low write strobe used to access the LAN91C96i IO space. |
| 51 | 53 | nMEMR/ nOE | IS with pullup | Local Bus - Active low signal used by the host processor to read from the external ROM. |
| 5 | 7 | EESK | O4 | Output. 4usec clock used to shift data in and out of a serial EEPROM. |
| 4 | 6 | EECS | O4 | Output. Serial EEPROM chip select. |
| 2 | 4 | EEDO/ SDOUT | O4 | Output. Connected to the DI input of the serial EEPROM. |
| 3 | 5 | EEDI | I with pull- down ** | Input. Connected to the DO output of the serial EEPROM. |
| 96,97 | 98,99 | IOS0-1 | I with pullup | Input. External switches can be connected to these lines to select between predefined EEPROM configurations. The values of these pins are readable. |
| 99 | 1 | IOS2 | I with pullup | Input. External switches can be connected to these lines to select between predefined EEPROM configurations. The values of these pins are readable. |
| 70 | 72 | nTXLED/ nTXEN | OD16 | INTERNAL ENDEC - Transmit LED output. |
| | | | O162 | EXTERNAL ENDEC - Active low Transmit Enable output. |
| 67 | 69 | nBSELED/ RXD | OD16 | INTERNAL ENDEC - Board Select LED activated by accesses to I/O space (nIORD or nIOWR active with AEN low and valid address decode for Local Bus). The pulse is stretched beyond the access duration to make the LED visible. |
| | | | I with pullup | EXTERNAL ENDEC - NRZ receive data input. |
| 69 | 71 | nRXLED/ RXCLK | OD16 | INTERNAL ENDEC - Receive LED output. |
| | | | I with pullup | EXTERNAL ENDEC - Receive clock input. |
| 68 | 70 | nLNKLED/ TXD | OD16 | INTERNAL ENDEC - Link LED output. |
| | | | O162 | EXTERNAL ENDEC - Transmit Data output. |



| PIN | NO. | | | |
|---------------------------|----------------------------|-----------------------|------------------------|---|
| TQFP | QFP | PIN NAME | TYPE | DESCRIPTION |
| 1 | 3 | ENEEP | I with pullup | Input. This active high input enables the EEPROM to be read or written by the LAN91C96i. Internally pulled up. Must be connected to ground if no serial EEPROM is used. |
| 91 | 93 | nEN16 | I with pullup ** | Input. When low the LAN91C96i is configured for 16 bit bus operation. If left open the LAN91C96i works in 8 bit bus mode. 16 bit configuration can also be programmed via serial EEPROM or software initialization of the CONFIGURATION REGISTER. |
| 94 | 96 | XTAL1 | Iclk ** | An external parallel resonance 20MHz crystal should be connected across these pins. If an external clock source is used, it should be connected to this pin (XTAL1) and XTAL2 should be left open. |
| 95 | 97 | XTAL2 | Iclk | An external parallel resonance 20MHz crystal should be connected across these pins. If an external clock source is used, it should be connected to XTAL1 and this pin (XTAL2) should be left open. |
| 83 82 | 85 84 | RECP/ RECN | Diff. Input ** | AUI receive differential inputs. |
| 77 76 | 79 78 | TXP/nCOLL TXN/nCRS | Diff. Output | INTERNAL ENDEC - (nXENDEC pin open). In this mode TXP and TXN are the AUI transmit differential outputs. They must be externally pulled up using 150 ohm resistors. |
| | | | ** | EXTERNAL ENDEC - (nXENDEC pin tied low). In this mode the pins are inputs used for collision and carrier sense functions. |
| 81 80 | 83 82 | COLP | Diff. Input ** | AUI collision differential inputs. A collision is indicated by a 10MHz signal at this input pair. |
| 85 84 | 87 86 | TPERXP TPERXN | Diff. Input | 10BASE-T receive differential inputs. |
| 75 73 | 77 75 | TPETXP TPETXN | Diff. Output | INTERNAL ENDEC - 10BASE-T transmit differential outputs. |
| 72 74 | 74 76 | TPETXDP TPETXDN | Diff. Output | 10BASE-T delayed transmit differential outputs. Used in combination with TPETXP and TPETXN to generate the 10BASE-T transmit pre-distortion. |
| 66 | 68 | PWRDWN/ TXCLK | I with pullup | INTERNAL ENDEC - Powerdown input. It keeps the LAN91C96i in powerdown mode when high (open). Must be low for normal operation. |
| | | | | EXTERNAL ENDEC - Transmit clock input from external ENDEC. |
| 88 | 90 | RBIAS | Analog Input | A resistor should be connected between this pin and analog ground to determine the threshold level of the TP Receive, AUI Receive, AUI Collision and AUI Transmit level. |
| 90 | 92 | nXENDEC | I with pullup | When tied low the LAN91C96i is configured for EXTERNAL ENDEC. When tied high or left open the LAN91C96i will use its internal encoder/decoder. |
| 11,19, 48,59, 98,38 | 13,21,40, 50, 61,100 | VDD | | +5.0V power supply pins or 3.3V power supply pins |



| PIN NO. | | | | |
|----------|----------|----------|------|--|
| TQFP | QFP | PIN NAME | TYPE | DESCRIPTION |
| 71,79, | 73,81, | AVDD | | +5.0V analog power supply pins or 3.3V power supply pins |
| 89 | 91 | | | |
| 100,6, | 2,8,18, | GND | | Ground pins. |
| 22,29 | 24,31, | | | |
| 54,64,92 | 56,66, | | | |
| ,16 | 94 | | | |
| 78,86 | 80,88,89 | AGND | | Analog ground pins. |
| 87 | | | | |

4.1 Buffer Symbols

| O4 | Output buffer with 2mA source and 4mA sink at 5V. |
|-------|--|
| | Output buffer with 1mA source and 2mA sink at 3.3V. |
| I/O4 | Output buffer with 2mA source and 4mA sink at 5V. |
| | Output buffer with 1mA source and 2mA sink at 3.3V. |
| O162 | Output buffer with 2mA source and 16mA sink at 5V. |
| | Output buffer with 1mA source and 8mA sink at 3.3V. |
| O24 | Output buffer with 12mA source and 24mA sink at 5V. |
| | Output buffer with 6mA source and 12mA sink at 3.3V. |
| OD16 | Open drain buffer with 16mA sink at 5V. |
| | Open drain buffer with 8mA sink at 3.3V. |
| OD24 | Open drain buffer with 24mA sink at 5V. |
| | Open drain buffer with 12mA sink at 3.3V. |
| 1/024 | Bi-directional buffer with 12mA source and 24mA sink at 5V. |
| | Bi-directional buffer with 6mA source and 16mA sink at 3.3V. |
| 1 | Input buffer with TTL levels. |
| IS | Input buffer with Schmitt Trigger Hysteresis. |
| Iclk | Clock input buffer. |
| ** | Signal is 5.0V input tolerant when V_{cc} =3.3V. |
| | |

DC levels and conditions defined in the DC Electrical Characteristics section.






Figure 4.1 - LAN91C96i Internal Block Diagram



Chapter 5 Functional Description

The LAN91C96i includes an arbitrated-shared memory of 6144 bytes. Any portion of this memory can be used for receive or transmit packets.

The MMU unit allocates RAM memory to be used for transmit and receive packets, using 256 byte pages.

The arbitration is transparent to the CPU in every sense. There is no speed penalty for Local Bus type of machines due to arbitration. There are no restrictions on what locations can be accessed at any time. RAM accesses as well as MMU requests are arbitrated.

The RAM is accessed by mapping it into I/O space for sequential access. Except for the RAM accesses and the MMU request/release commands, I/O accesses are not arbitrated.

The I/O space is 16 bits wide. Provisions for 8 bit systems are handled by the bus interface.

In the system memory space, up to 64 kbytes are decoded by the LAN91C96i as expansion ROM. The ROM expansion area is 8 bits wide.

Device configuration is done using a serial EEPROM, with support for modifications to the EEPROM at installation time.

The CSMA/CD core implements the 802.3 MAC layer protocol. It has two independent interfaces, the data path and the control path.

In Local Bus mode, serial EEPROM is used for configuration and IEEE Node address making it software compatible to the LAN9xxx family of Ethernet LAN Controllers. The EEPROM is optional for Local Bus requiring a Minimum size of 64 X 16 bit word addresses.

Both interfaces are 16 bits wide. The control path provides a set of registers used to configure and control the block. These registers are accessible by the CPU through the LAN91C96i I/O space. The data path is of sequential access nature and typically works in one direction at any given time. An internal DMA type of interface connects the data path to the device RAM through the arbiter and MMU.

The CSMA/CD data path interface is not accessible to the host CPU.

The internal DMA interface can arbitrate for RAM access and request memory from the MMU when necessary.

An encoder/decoder block interfaces the CSMA/CD block on the serial side. The encoder will do the Manchester encoding of the transmit data at 10 Mb/s, while the decoder will recover the receive clock, and decode received data.

Carrier and Collision detection signals are also handled by this block and relayed to the CSMA/CD block. The encoder/decoder block can interface the network through the AUI interface pairs, or it can be programmed to use the internal 10BASE-T transceiver and connect to a twisted pair network.

The twisted pair interface takes care of the medium dependent signaling for 10BASE-T type of networks. It is responsible for line interface (with external pulse transformers and pre-distortion resistors), collision detection as well as the link integrity test function.

The LAN91C96i provides a 16-bit data path into RAM. The RAM is private and can only be accessed by the system via the arbiter. RAM memory is managed by the MMU. Byte and word accesses to the RAM are supported.



If the system to SRAM bandwidth is insufficient the LAN91C96i will automatically use its IOCHRDY line for flow control. However, for Local Bus, IOCHRDY will never be negated.

The LAN91C96i consists of an integrated Ethernet controller mapped entirely in I/O space.

The Ethernet controller function includes a built-in 6kbyte RAM for packet storage. This RAM buffer is accessed by the CPU through sequential access regions of 256 bytes each. The RAM access is internally arbitrated by the LAN91C96i, and dynamically allocated between transmit and receive packets. Each packet may consist of one or more 256 byte page. The Ethernet controller functionality is identical to the LAN91C94 and LAN91C95 except where indicated otherwise.

The LAN91C96i Memory Management Unit parameters are:

| RAM size | 6kbytes |
|------------------------|--------------------------------------|
| Max. number of pages | 24 |
| Max. number of packets | 24 (FIFOs have 24 entries of 5 bits) |
| Max. pages per packet | 6 |
| Page Size | 256 bytes |

5.1 Buffer Memory

The logical addresses for RAM access are divided into TX area and RX area.

The TX area is seen by the CPU as a window through which packets can be loaded into memory before queuing them in the TX FIFO of packets. The TX area can also be used to examine the transmit completion status after packet transmission.

The RX area is associated to the output of the RX FIFO of packets, and is used to access receive packet data and status information.

The logical address is specified by loading the address pointer register. The pointer can automatically increment on accesses.

All accesses to the RAM are done via I/O space.

A bit in the address pointer also specifies if the address refers to the TX or RX area.

In the TX area, the host CPU has access to the next transmit packet being prepared for transmission. In the RX area, it has access to the first receive packet not processed by the CPU yet.

The FIFO of packets, existing beneath the TX and RX areas, is managed by the MMU. The MMU dynamically allocates and releases memory to be used by the transmit and receive functions.






Figure 5.1 – Mapping and Paging vs. Receive and Transmit Area






Figure 5.2 - Transmit Queues and Mapping






Figure 5.3 – Receive Queues and Mapping






Figure 5.4 - LAN91C96i Internal Block Diagram with Data Path




Figure 5.5 – Logical Address Generation and Relevant Registers



SMSC LAN91 C96i