## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

# 2-Port 10/100 Managed Ethernet Switch with 8/16-Bit Non-PCI CPU Interface 

## Highlights

- High performance 2-port switch with VLAN, QoS packet prioritization, rate limiting, IGMP monitoring and management functions
- Interfaces to most 8/16-bit embedded controllers and 32 -bit embedded controllers with an 8/16-bit bus
- Integrated Ethernet PHYs with HP Auto-MDIX
- Compliant with Energy Efficient Ethernet 802.3az
- Wake on LAN (WoL) support
- Integrated IEEE 1588v2 hardware time stamp unit
- Cable diagnostic support
- 1.8 V to 3.3 V variable voltage $\mathrm{I} / \mathrm{O}$
- Integrated 1.2 V regulator for single 3.3 V operation


## Target Applications

- Cable, satellite, and IP set-top boxes
- Digital televisions \& video recorders
- VoIP/Video phone systems, home gateways
- Test/Measurement equipment, industrial automation


## Key Benefits

- Ethernet Switch Fabric
- 32K buffer RAM, 512 entry forwarding table
- Port based IEEE 802.1Q VLAN support (16 groups)
- Programmable IEEE 802.1Q tag insertion/removal
- IEEE 802.1D spanning tree protocol support
- 4 separate transmit queues available per port
- Fixed or weighted egress priority servicing
- QoS/CoS Packet prioritization
- Input priority determined by VLAN tag, DA lookup, TOS, DIFFSERV or port default value
- Programmable Traffic Class map based on input priority on per port basis
- Remapping of 802.1Q priority field on per port basis
- Programmable rate limiting at the ingress with coloring and random early discard, per port / priority
- Programmable rate limiting at the egress with leaky bucket algorithm, per port / priority
- IGMP v1/v2/v3 monitoring for Multicast packet filtering
- Programmable broadcast storm protection with global \% control and enable per port
- Programmable buffer usage limits
- Dynamic queues on internal memory
- Programmable filter by MAC address
- Switch Management
- Port mirroring/monitoring/sniffing: ingress and/or egress traffic on any port or port pair
- Fully compliant statistics (MIB) gathering counters
- Ports
- 2 internal 10/100 PHYs with HP Auto-MDIX support
- Fully compliant with IEEE 802.3 standards
- 10BASE-T and 100BASE-TX support
- 100BASE-FX support via external fiber transceiver
- Full and half duplex support, full duplex flow control
- Backpressure (forced collision) half duplex flow control
- Automatic flow control based on programmable levels
- Automatic 32-bit CRC generation and checking
- Programmable interframe gap, flow control pause value
- Auto-negotiation, polarity correction \& MDI/MDI-X
- 8/16-Bit Host Bus Interface
- Indexed register or multiplexed bus
- SPI / Quad SPI support
- IEEE 1588v2 hardware time stamp unit
- Global 64-bit tunable clock
- Boundary clock: master / slave, one-step / two-step, end-to-end / peer-to-peer delay
- Transparent Clock with Ordinary Clock: master / slave, one-step / two-step, end-to-end / peer-to-peer delay
- Fully programmable timestamp on TX or RX, timestamp on GPIO
- 64-bit timer comparator event generation (GPIO or IRQ)
- Comprehensive power management features
- 3 power-down levels
- Wake on link status change (energy detect)
- Magic packet wakeup, Wake on LAN (WoL), wake on broadcast, wake on perfect DA
- Wakeup indicator event signal
- Power and I/O
- Integrated power-on reset circuit
- Latch-up performance exceeds 150 mA per EIA/JESD78, Class II
- JEDEC Class 3A ESD performance
- Single 3.3V power supply (integrated 1.2 V regulator)
- Additional Features
- Multifunction GPIOs
- Ability to use low cost 25 MHz crystal for reduced BOM
- Packaging
- Pb-free RoHS compliant 72-pin QFN or 80-pin TQFPEP
- Available in commercial and industrial temp. ranges


## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.
If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

## Most Current Documentation

To obtain the most up-to-date version of this documentation, please register at our Worldwide Web site at:

## http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

## Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

## Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.
1.0 Preface .....  4
2.0 General Description ..... 8
3.0 Pin Descriptions and Configuration ..... 10
4.0 Power Connections ..... 30
5.0 Register Map ..... 33
6.0 Clocks, Resets, and Power Management ..... 41
7.0 Configuration Straps ..... 60
8.0 System Interrupts ..... 73
9.0 Host Bus Interface ..... 86
10.0 SPI/SQI Slave ..... 134
11.0 Host MAC ..... 152
12.0 Ethernet PHYs ..... 218
13.0 Switch Fabric ..... 320
14.0 I2C Master EEPROM Controller ..... 457
15.0 IEEE 1588 ..... 473
16.0 General Purpose Timer \& Free-Running Clock ..... 559
17.0 GPIO/LED Controller ..... 563
18.0 Miscellaneous ..... 572
19.0 JTAG ..... 577
20.0 Operational Characteristics ..... 579
21.0 Package Outlines ..... 594
22.0 Revision History ..... 597

## LAN9352

### 1.0 PREFACE

### 1.1 General Terms

## TABLE 1-1: GENERAL TERMS

| Term | Description |
| :---: | :---: |
| 10BASE-T | 10 Mbps Ethernet, IEEE 802.3 compliant |
| 100BASE-TX | 100 Mbps Fast Ethernet, IEEE802.3u compliant |
| ADC | Analog-to-Digital Converter |
| ALR | Address Logic Resolution |
| AN | Auto-Negotiation |
| BLW | Baseline Wander |
| BM | Buffer Manager - Part of the switch fabric |
| BPDU | Bridge Protocol Data Unit - Messages which carry the Spanning Tree Protocol information |
| Byte | 8 bits |
| CSMA/CD | Carrier Sense Multiple Access/Collision Detect |
| CSR | Control and Status Registers |
| CTR | Counter |
| DA | Destination Address |
| DWORD | 32 bits |
| EPC | EEPROM Controller |
| FCS | Frame Check Sequence - The extra checksum characters added to the end of an Ethernet frame, used for error detection and correction. |
| FIFO | First In First Out buffer |
| FSM | Finite State Machine |
| GPIO | General Purpose I/O |
| Host | External system (Includes processor, application software, etc.) |
| IGMP | Internet Group Management Protocol |
| Inbound | Refers to data input to the device from the host |
| Level-Triggered Sticky Bit | This type of status bit is set whenever the condition that it represents is asserted. The bit remains set until the condition is no longer true and the status bit is cleared by writing a zero. |
| Isb | Least Significant Bit |
| LSB | Least Significant Byte |
| LVDS | Low Voltage Differential Signaling |
| MDI | Medium Dependent Interface |
| MDIX | Media Independent Interface with Crossover |
| MII | Media Independent Interface |
| MIIM | Media Independent Interface Management |
| MIL | MAC Interface Layer |
| MLD | Multicast Listening Discovery |
| MLT-3 | Multi-Level Transmission Encoding (3-Levels). A tri-level encoding method where a change in the logic level represents a code bit " 1 " and the logic output remaining at the same level represents a code bit " 0 ". |
| msb | Most Significant Bit |
| MSB | Most Significant Byte |

## TABLE 1-1: GENERAL TERMS (CONTINUED)

| Term |  |
| :--- | :--- |
| NRZI | Non Return to Zero Inverted. This encoding method inverts the signal for a "1" and <br> leaves the signal unchanged for a "0" |
| N/A | Not Applicable |
| NC | No Connect |
| OUI | Organizationally Unique Identifier |
| Outbound | Refers to data output from the device to the host |
| PISO | Parallel In Serial Out |
| PLL | Phase Locked Loop |
| PTP | Precision Time Protocol |
| RESERVED | Refers to a reserved bit field or address. Unless otherwise noted, reserved bits must <br> always be zero for write operations. Unless otherwise noted, values are not guaran- <br> teed when reading reserved bits. Unless otherwise noted, do not read or write to <br> reserved addresses. |
| RTC | Real-Time Clock |
| SA | Source Address |
| SFD | Start of Frame Delimiter - The 8-bit value indicating the end of the preamble of an <br> Ethernet frame. |
| SIPO | Serial In Parallel Out |
| SMI | Serial Management Interface |
| SQE | Signal Quality Error (also known as "heartbeat") |
| SSD | Start of Stream Delimiter |
| UDP | User Datagram Protocol - A connectionless protocol run on top of IP networks |
| UUID | Universally Unique IDentifier |
| WORD | 16 bits |

## LAN9352

### 1.2 Buffer Types

## TABLE 1-2: BUFFER TYPES

| Buffer Type | Description |
| :---: | :---: |
| IS | Schmitt-triggered input |
| VIS | Variable voltage Schmitt-triggered input |
| VO8 | Variable voltage output with 8 mA sink and 8 mA source |
| VOD8 | Variable voltage open-drain output with 8 mA sink |
| VO12 | Variable voltage output with 12 mA sink and 12 mA source |
| VOD12 | Variable voltage open-drain output with 12 mA sink |
| VOS12 | Variable voltage open-source output with 12 mA source |
| VO16 | Variable voltage output with 16 mA sink and 16 mA source |
| PU | $50 \mu \mathrm{~A}$ (typical) internal pull-up. Unless otherwise noted in the pin description, internal pullups are always enabled. <br> Internal pull-up resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled high, an external resistor must be added. |
| PD | $50 \mu \mathrm{~A}$ (typical) internal pull-down. Unless otherwise noted in the pin description, internal pull-downs are always enabled. <br> Internal pull-down resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled low, an external resistor must be added. |
| AI | Analog input |
| AIO | Analog bidirectional |
| ICLK | Crystal oscillator input pin |
| OCLK | Crystal oscillator output pin |
| ILVPECL | Low voltage PECL input pin |
| OLVPECL | Low voltage PECL output pin |
| P | Power pin |

### 1.3 Register Nomenclature

TABLE 1-3: REGISTER NOMENCLATURE

| Register Bit Type Notation | Register Bit Description |
| :---: | :--- |
| R | Read: A register or bit with this attribute can be read. |
| W | Read: A register or bit with this attribute can be written. |
| RO | Read only: Read only. Writes have no effect. |
| WO | Write only: If a register or bit is write-ofly, reads will return unspecified data. |
| WC | Write One to Clear: Writing a one clears the value. Writing a zero has no effect |
| WAC | Write Anything to Clear: Writing anything clears the value. |
| RC | Read to Clear: Contents is cleared after the read. Writes have no effect. |
| LL | Latch Low: Clear on read of register. |
| LH | Latch High: Clear on read of register. |
| SC | Self-Clearing: Contents are self-cleared after the being set. Writes of zero have no <br> effect. Contents can be read. |
| SS | Self-Setting: Contents are self-setting after being cleared. Writes of one have no <br> effect. Contents can be read. |
| RO/LH | Read Only, Latch High: Bits with this attribute will stay high until the bit is read. After it <br> is read, the bit will either remain high if the high condition remains, or will go low if the <br> high condition has been removed. If the bit has not been read, the bit will remain high <br> regardless of a change to the high condition. This mode is used in some Ethernet PHY <br> registers. |
| NASR | Not Affected by Software Reset. The state of NASR bits do not change on assertion <br> of a software reset. |
| RESERVED | Reserved Field: Reserved fields must be written with zeros to ensure future compati- <br> bility. The value of reserved bits is not guaranteed on a read. |

### 2.0 GENERAL DESCRIPTION

The LAN9352 is a full featured, 2 port 10/100 managed Ethernet switch designed for embedded applications where performance, flexibility, ease of integration and system cost control are required. The LAN9352 combines all the functions of a $10 / 100$ switch system, including the Switch Fabric, packet buffers, Buffer Manager, Media Access Controllers (MACs), PHY transceivers, and host bus interface. IEEE 1588v2 is supported via the integrated IEEE 1588 v 2 hardware time stamp unit, which supports end-to-end and peer-to-peer transparent clocks. The LAN9352 complies with the IEEE 802.3 (full/half-duplex 10BASE-T and 100BASE-TX) Ethernet protocol, IEEE 802.3az Energy Efficient Ethernet (EEE) (100Mbps only), and 802.1D/802.1Q network management protocol specifications, enabling compatibility with industry standard Ethernet and Fast Ethernet applications. 100BASE-FX is supported via an external fiber transceiver.
At the core of the device is the high performance, high efficiency 3 port Ethernet Switch Fabric. The Switch Fabric contains a 3 port VLAN layer 2 Switch Engine that supports untagged, VLAN tagged, and priority tagged frames. The Switch Fabric provides an extensive feature set which includes spanning tree protocol support, multicast packet filtering and Quality of Service (QoS) packet prioritization by VLAN tag, destination address, port default value or DIFFSERV/TOS, allowing for a range of prioritization implementations. 32 K of buffer RAM allows for the storage of multiple packets while forwarding operations are completed, and a 512 entry forwarding table provides ample room for MAC address forwarding tables. Each port is allocated a cluster of 4 dynamic QoS queues which allow each queue size to grow and shrink with traffic, effectively utilizing all available memory. This memory is managed dynamically via the Buffer Manager block within the Switch Fabric. All aspects of the Switch Fabric are managed via the Switch Fabric configuration and status registers, which are indirectly accessible via the system control and status registers.
The LAN9352 provides 2 switched ports. Each port is fully compliant with the IEEE 802.3 standard and all internal MACs and PHYs support full/half duplex 10BASE-T and 100BASE-TX operation. The LAN9352 provides 2 on-chip PHYs, 1 Virtual PHY and 3 MACs. The Virtual PHY and the Host MAC are used to connect the LAN9352 switch fabric to the host bus interface. All ports support automatic or manual full duplex flow control or half duplex backpressure (forced collision) flow control. Automatic 32-bit CRC generation/checking and automatic payload padding are supported to further reduce CPU overhead. 2K jumbo packet (2048 byte) support allows for oversized packet transfers, effectively increasing throughput while decreasing CPU load. All MAC and PHY related settings are fully configurable via their respective registers within the device.

Two user selectable host bus interface options are available:

## - Indexed register access

This implementation provides three index/data register banks, each with independent Byte/WORD to DWORD conversion. Internal registers are accessed by first writing one of the three index registers, followed by reading or writing the corresponding data register. Three index/data register banks support up to 3 independent driver threads without access conflicts. Each thread can write its assigned index register without the issue of another thread overwriting it. Two 16 -bit cycles or four 8-bit cycles are required within the same 32-bit index/data register however, these access can be interleaved. Direct (non-indexed) read and write accesses are supported to the packet data FIFOs. The direct FIFO access provides independent Byte/WORD to DWORD conversion, supporting interleaved accesses with the index/data registers. Direct FIFO access also supports burst reading of the data FIFO.

- Multiplexed address/data bus

This implementation provides a multiplexed address and data bus with both single phase and dual phase address support. The address is loaded with an address strobe followed by data access using a read or write strobe. Two back to back 16-bit data cycles or 4 back to back 8-bit data cycles are required within the same 32-bit DWORD. These accesses must be sequential without any interleaved accesses to other registers. Burst read and write accesses are supported to the packet data and status FIFOs by performing one address cycle followed by multiple read or write data cycles.
The HBI supports 8/16-bit operation with big, little, and mixed endian operations. Four separate FIFO mechanisms (TX/ RX Data FIFO's, TX/RX Status FIFO's) interface the HBI to the Host MAC and facilitate the transferring of packet data and status information between the host CPU and the switch fabric. A configurable host interrupt pin allows the device to inform the host CPU of any internal interrupts.
An SPI / Quad SPI slave controller provides a low pin count synchronous slave interface that facilitates communication between the device and a host system. The SPI / Quad SPI slave allows access to the System CSRs, internal FIFOs and memories. It supports single and multiple register read and write commands with incrementing, decrementing and static addressing. Single, Dual and Quad bit lanes are supported with a clock rate of up to 80 MHz .

## LAN9352

The LAN9352 supports numerous power management and wakeup features. The LAN9352 can be placed in a reduced power mode and can be programmed to issue an external wake signal (PME) via several methods, including "Magic Packet", "Wake on LAN", wake on broadcast, wake on perfect DA, and "Link Status Change". This signal is ideal for triggering system power-up using remote Ethernet wakeup events. The device can be removed from the low power state via a host processor command or one of the wake events.
The LAN9352 contains an $I^{2}$ C master EEPROM controller for connection to an optional EEPROM. This allows for the storage and retrieval of static data. The internal EEPROM Loader can be optionally configured to automatically load stored configuration settings from the EEPROM into the device at reset.
In addition to the primary functionality described above, the LAN9352 provides additional features designed for extended functionality. These include a configurable 16-bit General Purpose Timer (GPT), a 32 -bit 25 MHz free running counter, a configurable GPIO/LED interface, and IEEE 1588 time stamping on all ports and all GPIOs. The IEEE time stamp unit provides a 64-bit tunable clock for accurate PTP timing and a timer comparator to allow time based interrupt generation.
The LAN9352 can be configured to operate via a single 3.3 V supply utilizing an integrated 3.3 V to 1.2 V linear regulator. The linear regulator may be optionally disabled, allowing usage of a high efficiency external regulator for lower system power dissipation.

The LAN9352 is available in commercial and industrial temperature ranges. Figure 2-1 provides an internal block diagram of the LAN9352.

FIGURE 2-1: INTERNAL BLOCK DIAGRAM


### 3.0 PIN DESCRIPTIONS AND CONFIGURATION

### 3.1 72-QFN Pin Assignments

FIGURE 3-1: 72-QFN PIN ASSIGNMENTS (TOP VIEW)


Note: When a "\#" is used at the end of the signal name, it indicates that the signal is active low. For example, RST\# indicates that the reset signal is active low.

The buffer type for each signal is indicated in the "Buffer Type" column of the pin description tables in Section 3.3, "Pin Descriptions". A description of the buffer types is provided in Section 1.2, "Buffer Types".

Table 3-1 details the 72-QFN package pin assignments in table format. As shown, select pin functions may change based on the device's mode of operation. For modes where a specific pin has no function, the table cell will be marked with "-".

TABLE 3-1: 72-QFN PACKAGE PIN ASSIGNMENTS

| Pin Number | HBI Indexed Mode Pin Name | HBI Multiplexed Mode Pin Name | SPI Mode Pin Name |
| :---: | :---: | :---: | :---: |
| 1 | OSCI |  |  |
| 2 | OSCO |  |  |
| 3 | OSCVDD12 |  |  |
| 4 | OSCVSS |  |  |
| 5 | VDD33 |  |  |
| 6 | VDDCR |  |  |
| 7 | REG_EN |  |  |
| 8 | FXLOSEN |  |  |
| 9 | FXSDA/FXLOSA/FXSDENA |  |  |
| 10 | FXSDB/FXLOSB/FXSDENB |  |  |
| 11 | RST\# |  |  |
| 12 | GPIO7 |  |  |
| 13 | GPIO6 |  |  |
| 14 | D2 | AD2 | SIO2 |
| 15 | D1 | AD1 | SO/SIO1 |
| 16 | VDDIO |  |  |
| 17 | D14 | AD14 | - |
| 18 | D13 | AD13 | - |
| 19 | D0 | AD0 | SI/SIO0 |
| 20 | PME |  |  |
| 21 | LED5/GPIO5/PHYADD |  |  |
| 22 | LED4/GPIO4/1588EN |  |  |
| 23 | D9 | AD9 | SCK |
| 24 | VDDIO |  |  |
| 25 | D12 | AD12 | - |
| 26 | D11 | AD11 | - |
| 27 | D10 | AD10 | - |
| 28 | VDDCR |  |  |
| 29 | A1 | ALELO | - |
| 30 | A3 | MNGT2 | - |
| 31 | A4 | MNGT3 | - |
| 32 | CS |  | - |

## LAN9352

## TABLE 3-1: 72-QFN PACKAGE PIN ASSIGNMENTS (CONTINUED)

| Pin Number | HBI Indexed Mode Pin Name | HBI Multiplexed Mode Pin Name | SPI Mode <br> Pin Name |
| :---: | :---: | :---: | :---: |
| 33 | A2 | ALEHI | - |
| 34 | WR/ENB |  | - |
| 35 | RD/RD_WR |  | - |
| 36 | VDDIO |  |  |
| 37 | A0/D15 | AD15 | - |
| 38 | LED3/GPIO3/EEEEN |  |  |
| 39 | FIFOSEL | - | - |
| 40 | D3 | AD3 | SIO3 |
| 41 | D6 | AD6 | - |
| 42 | VDDIO |  |  |
| 43 | VDDCR |  |  |
| 44 | D7 | AD7 | - |
| 45 | D8 | AD8 | - |
| 46 | TESTMODE |  |  |
| 47 | EESDA/TMS |  |  |
| 48 | EESCL/TCK |  |  |
| 49 | IRQ |  |  |
| 50 | LED2/GPIO2/E2PSIZE |  |  |
| 51 | LED1/GPIO1/TDI/MNGT1 |  |  |
| 52 | VDDIO |  |  |
| 53 | LED0/GPIO0/TDO/MNGT0 |  |  |
| 54 | NC |  |  |
| 55 | D4 | AD4 | - |
| 56 | D5 | AD5 | SCS\# |
| 57 | NC |  |  |
| 58 | NC |  |  |
| 59 | VDD33TXRX1 |  |  |
| 60 | TXNA |  |  |
| 61 | TXPA |  |  |
| 62 | RXNA |  |  |
| 63 | RXPA |  |  |
| 64 | VDD12TX1 |  |  |
| 65 | RBIAS |  |  |
| 66 | VDD33BIAS |  |  |
| 67 | VDD12TX2 |  |  |

TABLE 3-1: 72-QFN PACKAGE PIN ASSIGNMENTS (CONTINUED)

| Pin <br> Number | HBI Indexed Mode <br> Pin Name | HBI Multiplexed Mode <br> Pin Name | SPI Mode <br> Pin Name |
| :---: | :---: | :---: | :---: |
| 68 | RXPB |  |  |
| 69 | RXNB |  |  |
| 70 | TXPB |  |  |
| 71 | TXNB |  |  |
| 72 | VDD33TXRX2 |  |  |
| Exposed <br> Pad | VSS |  |  |

### 3.2 80-TQFP-EP Pin Assignments

FIGURE 3-2: 80-TQFP-EP PIN ASSIGNMENTS (TOP VIEW)


Note: When a "\#" is used at the end of the signal name, it indicates that the signal is active low. For example, RST\# indicates that the reset signal is active low.

The buffer type for each signal is indicated in the "Buffer Type" column of the pin description tables in Section 3.3, "Pin Descriptions". A description of the buffer types is provided in Section 1.2, "Buffer Types".

## LAN9352

Table 3-2 details the 80-TQFP-EP package pin assignments in table format. As shown, select pin functions may change based on the device's mode of operation. For modes where a specific pin has no function, the table cell will be marked with "-".

TABLE 3-2: 80-TQFP-EP PACKAGE PIN ASSIGNMENTS

| Pin Number | HBI Indexed Mode Pin Name | HBI Multiplexed Mode Pin Name | SPI Mode <br> Pin Name |
| :---: | :---: | :---: | :---: |
| 1 | OSCI |  |  |
| 2 | OSCO |  |  |
| 3 | OSCVDD12 |  |  |
| 4 | OSCVSS |  |  |
| 5 | VDD33 |  |  |
| 6 | VDDCR |  |  |
| 7 | REG_EN |  |  |
| 8 | FXLOSEN |  |  |
| 9 | FXSDA/FXLOSA/FXSDENA |  |  |
| 10 | FXSDB/FXLOSB/FXSDENB |  |  |
| 11 | RST\# |  |  |
| 12 | GPIO7 |  |  |
| 13 | GPIO6 |  |  |
| 14 | D2 | AD2 | SIO2 |
| 15 | D1 | AD1 | SO/SIO1 |
| 16 | VDDIO |  |  |
| 17 | NC |  |  |
| 18 | NC |  |  |
| 19 | D14 | AD14 | - |
| 20 | D13 | AD13 | - |
| 21 | D0 | AD0 | SI/SIO0 |
| 22 | PME |  |  |
| 23 | NC |  |  |
| 24 | LED5/GPIO5/PHYADD |  |  |
| 25 | LED4/GPIO4/1588EN |  |  |
| 26 | D9 | AD9 | SCK |
| 27 | VDDIO |  |  |
| 28 | D12 | AD12 | - |
| 29 | D11 | AD11 | - |
| 30 | D10 | AD10 | - |
| 31 | VDDCR |  |  |
| 32 | A1 | ALELO | - |

## LAN9352

TABLE 3-2: 80-TQFP-EP PACKAGE PIN ASSIGNMENTS (CONTINUED)

| Pin <br> Number | HBI Indexed Mode Pin Name | HBI Multiplexed Mode Pin Name | SPI Mode <br> Pin Name |
| :---: | :---: | :---: | :---: |
| 33 | A3 | MNGT2 | - |
| 34 | A4 | MNGT3 | - |
| 35 | CS |  | - |
| 36 | A2 | ALEHI | - |
| 37 | WR/ENB |  | - |
| 38 | RD/RD_WR |  | - |
| 39 | VDDIO |  |  |
| 40 | NC |  |  |
| 41 | A0/D15 | AD15 | - |
| 42 | LED3/GPIO3/EEEEN |  |  |
| 43 | FIFOSEL | - | - |
| 44 | NC |  |  |
| 45 | NC |  |  |
| 46 | NC |  |  |
| 47 | NC |  |  |
| 48 | D3 | AD3 | SIO3 |
| 49 | D6 | AD6 | - |
| 50 | VDDIO |  |  |
| 51 | VDDCR |  |  |
| 52 | D7 | AD7 | - |
| 53 | D8 | AD8 | - |
| 54 | TESTMODE |  |  |
| 55 | EESDA/TMS |  |  |
| 56 | EESCL/TCK |  |  |
| 57 | IRQ |  |  |
| 58 | LED2/GPIO2/E2PSIZE |  |  |
| 59 | LED1/GPIO1/TDI/MNGT1 |  |  |
| 60 | VDDIO |  |  |
| 61 | LED0/GPIO0/TDO/MNGT0 |  |  |
| 62 | D4 | AD4 | - |
| 63 | D5 | AD5 | SCS\# |
| 64 | NC |  |  |
| 65 | NC |  |  |
| 66 | NC |  |  |
| 67 | VDD33TXRX1 |  |  |

TABLE 3-2: 80-TQFP-EP PACKAGE PIN ASSIGNMENTS (CONTINUED)

| Pin <br> Number | HBI Indexed Mode <br> Pin Name | HBI Multiplexed Mode <br> Pin Name | SPI Mode <br> Pin Name |
| :---: | :---: | :---: | :---: |
| 68 | TXNA |  |  |
| 69 | TXPA |  |  |
| 70 | RXNA |  |  |
| 71 | RXPA |  |  |
| 72 | VDD12TX1 |  |  |
| 73 | RBIAS |  |  |
| 74 | VDD33BIAS |  |  |
| 75 | VDD12TX2 |  |  |
| 76 | RXPB |  |  |
| 77 | RXNB |  |  |
| 78 | TXPB |  |  |
| 79 | TXNB |  |  |
| 80 | VDD33TXRX2 |  |  |
| Exposed |  |  |  |
| Pad |  |  |  |

## LAN9352

### 3.3 Pin Descriptions

This section contains descriptions of the various LAN9352 pins. The pin descriptions have been broken into functional groups as follows:

- LAN Port A Pin Descriptions
- LAN Port B Pin Descriptions
- LAN Port A \& B Power and Common Pin Descriptions
- Host Bus Pin Descriptions
- SPI/SQI Pin Descriptions
- EEPROM Pin Descriptions
- GPIO, LED \& Configuration Strap Pin Descriptions
- Miscellaneous Pin Descriptions
- JTAG Pin Descriptions
- Core and I/O Power Pin Descriptions


## TABLE 3-3: LAN PORT A PIN DESCRIPTIONS

| Num Pins | Name | Symbol | Buffer Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Port A TP TX/RX Positive Channel 1 Port A FX TX Positive | TXPA | AIO | Port A Twisted Pair Transmit/Receive Positive Channel 1. See Note 1 <br> Port A Fiber Transmit Positive. |
| 1 | Port A TP TX/RX Negative Channel 1 <br> Port A FX TX Negative | TXNA | AIO <br> OLVPECL | Port A Twisted Pair Transmit/Receive Negative Channel 1. See Note 1. <br> Port A Fiber Transmit Negative. |
| 1 | Port A TP TX/RX Positive Channel 2 <br> Port A FX RX Positive | RXPA | AIO AI | Port A Twisted Pair Transmit/Receive Positive Channel 2. See Note 1. <br> Port A Fiber Receive Positive. |
| 1 | Port A TP TX/RX Negative Channel 2 <br> Port A FX RX Negative | RXNA | AIO AI | Port A Twisted Pair Transmit/Receive Negative Channel 2. See Note 1. <br> Port A Fiber Receive Negative. |

TABLE 3-3: LAN PORT A PIN DESCRIPTIONS (CONTINUED)

| Num Pins | Name | Symbol | Buffer Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $\begin{aligned} & \text { Port A FX } \\ & \text { Signal Detect } \\ & \text { (SD) } \end{aligned}$ | FXSDA | ILVPECL | Port A Fiber Signal Detect. When FX-LOS mode is not selected, this pin functions as the Signal Detect input from the external transceiver. A level above 2 V (typ.) indicates valid signal. <br> When FX-LOS mode is selected, the input buffer is disabled. |
|  | Port A FX Loss Of Signal (LOS) | FXLOSA | $\begin{aligned} & \text { IS } \\ & \text { (PU) } \end{aligned}$ | Port A Fiber Loss of Signal. When FX-LOS mode is selected (via fx_los_strap_1), this pin functions as the Loss of Signal input from the external transceiver. A high indicates LOS while a low indicates valid signal. <br> When FX-LOS mode is not selected, the input buffer and pull-up are disabled. |
|  | Port A FX-SD <br> Enable Strap | FXSDENA | AI | Port A FX-SD Enable. When FX-LOS mode is not selected, this strap input selects between FX-SD and copper twisted pair mode. A level above 1 V (typ.) selects FX-SD. <br> When FX-LOS mode is selected, the input buffer is disabled. <br> See Note 2. |

Note 1: In copper mode, either channel 1 or 2 may function as the transmit pair while the other channel functions as the receive pair. The pin name symbols for the twisted pair pins apply to a normal connection. If HP AutoMDIX is enabled and a reverse connection is detected or manually selected, the RX and TX pins will be swapped internally.
Note 2: Configuration strap pins are identified by an underlined symbol name. Configuration strap values are latched on power-on reset or RST\# de-assertion. Refer to Section 7.0, "Configuration Straps," on page 60 for more information.

Note: Port A is connected to the Switch Fabric port 1.

TABLE 3-4: LAN PORT B PIN DESCRIPTIONS

| Num <br> Pins | Name | Symbol | Buffer <br> Type | Description |
| :---: | :---: | :---: | :---: | :--- |
| 1 | Port B TP TX/RX <br> Positive <br> Channel 1 | TXPB | AIO | Port B Twisted Pair Transmit/Receive Positive <br> Channel 1. See Note 3 |
| Port B FX TX <br> Positive | OLVPECL | Port B Fiber Transmit Positive. |  |  |
| Port B TP TX/RX <br> Negative <br> Channel 1 | TXNB | AIO | Port B Twisted Pair Transmit/Receive Negative <br> Channel 1. See Note 3. |  |

TABLE 3-4: LAN PORT B PIN DESCRIPTIONS (CONTINUED)

| Num Pins | Name | Symbol | Buffer Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Port BTP TX/RX Positive Channel 2 <br> Port B FX RX Positive | RXPB | AIO AI | Port B Twisted Pair Transmit/Receive Positive Channel 2. See Note 3. <br> Port B Fiber Receive Positive. |
| 1 | Port B TP TX/RX Negative Channel 2 <br> Port B FX RX Negative | RXNB | AIO AI | Port B Twisted Pair Transmit/Receive Negative Channel 2. See Note 3. <br> Port B Fiber Receive Negative. |
| 1 | Port B FX Signal Detect (SD) | FXSDB | ILVPECL | Port B Fiber Signal Detect. When FX-LOS mode is not selected, this pin functions as the Signal Detect input from the external transceiver. A level above 2 V (typ.) indicates valid signal. <br> When FX-LOS mode is selected, the input buffer is disabled. |
|  | Port B FX Loss Of Signal (LOS) | FXLOSB | $\begin{aligned} & \text { IS } \\ & \text { (PU) } \end{aligned}$ | Port B Fiber Loss of Signal. When FX-LOS mode is selected (via fx_los_strap_2), this pin functions as the Loss of Signal input from the external transceiver. A high indicates LOS while a low indicates valid signal. <br> When FX-LOS mode is not selected, the input buffer and pull-up are disabled. |
|  | Port B FX-SD Enable Strap | FXSDENB | AI | Port B FX-SD Enable. When FX-LOS mode is not selected, this strap input selects between FX-SD and copper twisted pair mode. A level above 1 V (typ.) selects FX-SD. <br> When FX-LOS mode is selected, the input buffer is disabled. <br> See Note 4. |

Note 3: In copper mode, either channel 1 or 2 may function as the transmit pair while the other channel functions as the receive pair. The pin name symbols for the twisted pair pins apply to a normal connection. If HP AutoMDIX is enabled and a reverse connection is detected or manually selected, the RX and TX pins will be swapped internally.
Note 4: Configuration strap pins are identified by an underlined symbol name. Configuration strap values are latched on power-on reset or RST\# de-assertion. Refer to Section 7.0, "Configuration Straps," on page 60 for more information.

## Note: Port B is connected to Switch Fabric port 2.

TABLE 3-5: LAN PORT A \& B POWER AND COMMON PIN DESCRIPTIONS

| Num Pins | Name | Symbol | Buffer Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Bias Reference | RBIAS | AI | Used for internal bias circuits. Connect to an external $12.1 \mathrm{k} \Omega, 1 \%$ resistor to ground. <br> Refer to the device reference schematic for connection information. <br> Note: The nominal voltage is 1.2 V and the resistor will dissipate approximately 1 mW of power. |
| 1 | Port A and B FX-LOS Enable Strap | FXLOSEN | AI | Port A and B FX-LOS Enable. This 3 level strap input selects between FX-LOS and FX-SD / copper twisted pair mode. <br> A level below 1 V (typ.) selects FX-SD / copper twisted pair for ports $A$ and $B$, further determined by FXSDENA and FXSDENB. <br> A level of 1.5 V selects FX -LOS for port A and FXSD / copper twisted pair for port B, further determined by FXSDENB. <br> A level above 2 V (typ.) selects FX-LOS for ports A and B. |
| 1 | +3.3 V Port A Analog Power Supply | VDD33TXRX1 | P | See Note 5. |
| 1 | +3.3 V Port B Analog Power Supply | VDD33TXRX2 | P | See Note 5. |
| 1 | +3.3 V Master Bias Power Supply | VDD33BIAS | P | See Note 5. |
| 1 | Port A <br> Transmitter +1.2 V Power Supply | VDD12TX1 | P | This pin is supplied from either an external 1.2 V supply or from the device's internal regulator via the PCB. This pin must be tied to the VDD12TX2 pin for proper operation. <br> See Note 5. |
| 1 | Port B Transmitter +1.2 V Power Supply | VDD12TX2 | P | This pin is supplied from either an external 1.2 V supply or from the device's internal regulator via the PCB. This pin must be tied to the VDD12TX1 pin for proper operation. <br> See Note 5. |

Note 5: Refer to Section 4.0, "Power Connections," on page 30, the device reference schematics, and the device LANCheck schematic checklist for additional connection information.

TABLE 3-6: HOST BUS PIN DESCRIPTIONS

| Num Pins | Name | Symbol | Buffer Type | Description |
| :---: | :---: | :---: | :---: | :---: |
|  | Read | RD | VIS | This pin is the host bus read strobe. <br> Normally active low, the polarity can be changed via the HBI_rd_rdwr_polarity_strap. |
| 1 | Read or Write | RD_WR | VIS | This pin is the host bus direction control. Used in conjunction with the ENB pin, it indicates a read or write operation. <br> The normal polarity is read when 1 , write when $0(R /$ nW) but can be changed via the HBI_rd_rdwr_polarity_strap. |
|  | Write | WR | VIS | This pin is the host bus write strobe. <br> Normally active low, the polarity can be changed via the HBI_wr_en_polarity_strap. |
| 1 | Enable | ENB | VIS | This pin is the host bus data enable strobe. Used in conjunction with the RD_WR pin it indicates the data phase of the operation. <br> Normally active low, the polarity can be changed via the HBI_wr_en_polarity_strap. |
| 1 | Chip Select | CS | VIS | This pin is the host bus chip select and indicates that the device is selected for the current transfer. <br> Normally active low, the polarity can be changed via the HBI_cs_polarity_strap. |
| 1 | FIFO Select | FIFOSEL | VIS | This input directly selects the Host MAC TX and RX Data FIFOs for non-multiplexed address mode. |
| 5 | Address | A [4:0] | VIS | These pins provide the address for non-multiplexed address mode. <br> In 16-bit data mode, bit 0 is not used. |
|  | Data | D[15:0] | VIS/VO8 | These pins are the host bus data bus for non-multiplexed address mode. <br> In 8-bit data mode, bits 15-8 are not used and their input and output drivers are disabled. |
| 16 | Address \& Data | AD[15:0] | VIS/VO8 | These pins are the host bus address / data bus for multiplexed address mode. <br> Bits 15-8 provide the upper byte of address for single phase multiplexed address mode. <br> Bits 7-0 provide the lower byte of address for single phase multiplexed address mode and both bytes of address for dual phase multiplexed address mode. <br> In 8-bit data dual phase multiplexed address mode, bits 15-8 are not used and their input and output drivers are disabled. |

TABLE 3-6: HOST BUS PIN DESCRIPTIONS (CONTINUED)

| Num Pins | Name | Symbol | Buffer Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Address Latch Enable High | ALEHI | VIS | This pin indicates the address phase for multiplexed address modes. It is used to load the higher address byte in dual phase multiplexed address mode. <br> Normally active low (address saved on rising edge), the polarity can be changed via the HBI_ale_polarity_strap. |
| 1 | Address Latch Enable Low | ALELO | VIS | This pin indicates the address phase for multiplexed address modes. It is used to load both address bytes in single phase multiplexed address mode and the lower address byte in dual phase multiplexed address mode. <br> Normally active low (address saved on rising edge), the polarity can be changed via the HBI_ale_polarity_strap. |

## LAN9352

TABLE 3-7: SPI/SQI PIN DESCRIPTIONS

| Num Pins | Name | Symbol | Buffer Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | SPI/SQI Slave Chip Select | SCS\# | $\begin{aligned} & \text { VIS } \\ & \text { (PU) } \end{aligned}$ | This pin is the SPI/SQI slave chip select input. When low, the SPI/SQI slave is selected for SPI/SQI transfers. When high, the SPI/SQI serial data output(s) is(are) 3-stated. |
| 1 | SPI/SQI Slave Serial Clock | SCK | $\begin{aligned} & \hline \text { VIS } \\ & \text { (PU) } \end{aligned}$ | This pin is the SPI/SQI slave serial clock input. |
| 4 | SPI/SQI Slave Serial Data Input/Output | SIO[3:0] | VIS/VO8 (PU) | These pins are the SPI/SQl slave data input and output for multiple bit I/O. |
|  | SPI Slave Serial Data Input | SI | VIS (PU) | This pin is the SPI slave serial data input. SI is shared with the SIO0 pin. |
|  | SPI Slave Serial Data Output | SO | VO8 <br> (PU) <br> Note 6 | This pin is the SPI slave serial data output. SO is shared with the SIO1 pin. |

Note 6: Although this pin is an output for SPI instructions, it includes a pull-up since it is also SIO bit 1.
TABLE 3-8: EEPROM PIN DESCRIPTIONS

| Num <br> Pins | Name | Symbol | Buffer <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | EEPROM I 2 C <br> Serial Data <br> Input/Output | EESDA | When the device is accessing an external EEPROM <br> this pin is the I ${ }^{2} \mathrm{C}$ serial data input/open-drain out- <br> put. <br> Note: $\quad$This pin must be pulled-up by an exter- <br> nal resistor at all times. <br> 1EEPROM I 2 C <br> Serial Clock | EESCL |

TABLE 3-9: GPIO, LED \& CONFIGURATION STRAP PIN DESCRIPTIONS

| Num <br> Pins | Name | Symbol | Buffer <br> Type | Description |
| :---: | :---: | :---: | :---: | :--- |
| 1 | General <br> Purpose I/O 7 | GPIO7 | VIS/VO12/ <br> VOD12 <br> (PU) | This pin is configured to operate as a GPIO. The pin <br> is fully programmable as either a push-pull output, <br> an open-drain output or a Schmitt-triggered input by <br> writing the General Purpose I/O Configuration Reg- <br> ister (GPIO_CFG) and the General Purpose I/O <br> Data \& Direction Register (GPIO_DATA_DIR). |
| 1 | General <br> Purpose I/O 6 | GPIO6 | VIS/VO12/ <br> VOD12 <br> (PU) | This pin is configured to operate as a GPIO. The pin <br> is fully programmable as either a push-pull output, <br> an open-drain output or a Schmitt-triggered input by <br> writing the General Purpose I/O Configuration Reg- <br> ister (GPIO_CFG) and the General Purpose I/O <br> Data \& Direction Register (GPIO_DATA_DIR). |

TABLE 3-9: GPIO, LED \& CONFIGURATION STRAP PIN DESCRIPTIONS (CONTINUED)

| $\begin{array}{c}\text { Num } \\ \text { Pins }\end{array}$ | Name | Symbol | $\begin{array}{c}\text { Buffer } \\ \text { Type }\end{array}$ | Description |
| :--- | :---: | :---: | :---: | :--- |
|  |  |  | $\begin{array}{l}\text { This pin is configured to operate as an LED when } \\ \text { the LED 5 Enable bit of the LED Configuration Reg- } \\ \text { ister (LED_CFG) is set. The buffer type depends on }\end{array}$ |  |
| the setting of the LED Function 2-0 (LED_FUN[2:0]) |  |  |  |  |
| field in the LED Configuration Register (LED_CFG) |  |  |  |  |$]$| LED is configured to be either a push-pull or open- |
| :--- |
| drain/open-source output. When selected as an |
| open-drain/open-source output, the polarity of this |
| pin depends upon theLEHYADD strap value sam- <br> pled at reset. |

Note: Refer to Section 17.3, "LED Operation," on page 564 to additional information.
This pin is configured to operate as a GPIO when the LED 5 Enable bit of the LED Configuration Register (LED_CFG) is clear. The pin is fully programmable as either a push-pull output, an open-drain output or a Schmitt-triggered input by writing the General Purpose I/O Configuration Register (GPIO_CFG) and the General Purpose I/O Data \& Direction Register (GPIO_DATA_DIR).
This strap configures the default value of the Switch PHY Address Select soft-strap. See Note 7.

This pin is configured to operate as an LED when the LED 4 Enable bit of the LED Configuration Register (LED_CFG) is set. The buffer type depends on the setting of the LED Function 2-0 (LED_FUN[2:0]) field in the LED Configuration Register (LED_CFG) and is configured to be either a push-pull or open-drain/open-source output. When selected as an open-drain/open-source output, the polarity of this pin depends upon the 1588EN strap value sampled at reset.
Note: Refer to Section 17.3, "LED Operation," on page 564 to additional information.
This pin is configured to operate as a GPIO when the LED 4 Enable bit of the LED Configuration Register (LED_CFG) is clear. The pin is fully programmable as either a push-pull output, an open-drain output or a Schmitt-triggered input by writing the General Purpose I/O Configuration Register (GPIO_CFG) and the General Purpose I/O Data \& Direction Register (GPIO_DATA_DIR).
This strap configures the default value of the 1588 Enable soft-strap. See Note 7.

