



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

## Single-Chip Ethernet Controller with HP Auto-MDIX Support and PCI Interface

### PRODUCT FEATURES

Datasheet

#### Highlights

- Optimized for embedded applications with 32-bit RISC CPUs
- Integrated descriptor based scatter-gather DMA and IRQ deassertion timer effectively increase network throughput and reduce CPU loading
- Integrated Ethernet MAC with full-duplex support
- Integrated 10/100 Ethernet PHY with HP Auto-MDIX support
- 32-bit, 33MHz, PCI 3.0 compliant interface
- Reduced power operating modes with PCI Power Management Specification 1.1 compliance
- Supports multiple audio & video streams over Ethernet

#### Target Applications

- Cable, satellite, and IP set-top boxes
- Digital televisions
- Digital video recorders
- Home gateways
- Digital media clients/servers
- Industrial automation systems
- Industrial/single board PC
- Kiosk/POS enterprise equipment

#### Key Benefits

- Integrated High-Performance 10/100 Ethernet Controller
  - Fully compliant with IEEE802.3/802.3u
  - Integrated Ethernet MAC and PHY
  - 10BASE-T and 100BASE-TX support
  - Full- and half-duplex support
  - Full-duplex flow control
  - Preamble generation and removal
  - Automatic 32-bit CRC generation and checking
  - Automatic payload padding and pad removal
  - Loop-back modes
  - Flexible address filtering modes
    - One 48-bit perfect address
    - 64 hash-filtered multicast addresses
    - Pass all multicast

- Promiscuous mode
- Inverse filtering
- Pass all incoming with status report
- Wakeup packet support
- Integrated 10/100 Ethernet PHY
  - Auto-negotiation
  - Automatic polarity detection and correction
  - Supports HP Auto-MDIX
  - Supports energy-detect power down
  - Support for 3 status LEDs
  - Receive and transmit TCP checksum offload
- PCI Interface
  - PCI Local Bus Specification Revision 3.0 compliant
  - 32-bit/33-MHz PCI bus
  - Descriptor based scatter-gather DMA enables zero-copy drivers
- Comprehensive Power Management Features
  - Supports PCI Bus Power Management Interface Specification, Revision 1.1
  - Supports optional wake from D3cold (via configuration strap option when Vaux is available)
  - Wake on LAN
  - Wake on link status change (energy detect)
  - Magic packet wakeup
- General Purpose I/O
  - 3 programmable GPIO pins
  - 2 GPO pins
- Support for Optional EEPROM
  - Serial interface provided for EEPROM
  - Used to store PCI and MAC address configuration values
- Miscellaneous Features
  - Big/Little/Mixed endian support for registers, descriptors, and buffers
  - IRQ deassertion timer
  - General purpose timer
- Single 3.3V Power Supply
  - Integrated 1.8V regulator
- Packaging
  - Available in 128-pin VTQFP Lead-free RoHS Compliant package
- Environmental
  - Available in commercial & industrial temperature ranges

**Order Numbers:****LAN9420-NU For 128-PIN VTQFP, Lead-Free RoHS Compliant Package (0 to 70°C)****LAN9420i-NU For 128-PIN VTQFP, Lead-Free RoHS Compliant Package (-40° to 85°C)****This product meets the halogen maximum concentration values per IEC61249-2-21****For RoHS compliance and environmental information, please visit [www.smsc.com/rohs](http://www.smsc.com/rohs)**

80 ARKAY DRIVE, HAUPPAUGE, NY 11788 (631) 435-6000 or 1 (800) 443-SEMI

Copyright © 2011 SMSC or its subsidiaries. All rights reserved.

Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your local SMSC sales office to obtain the latest specifications before placing your product order. The provision of this information does not convey to the purchaser of the described semiconductor devices any licenses under any patent rights or other intellectual property rights of SMSC or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated version of SMSC's standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The product may contain design defects or errors known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets are available upon request. SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained by visiting SMSC's website at <http://www.smsc.com>. SMSC is a registered trademark of Standard Microsystems Corporation ("SMSC"). Product names and company names are the trademarks of their respective holders.

**SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE. IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF SMSC OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.**

## Table of Contents

---

<b>Chapter 1 Introduction .....</b>	<b>11</b>
1.1 Block Diagrams .....	11
1.2 General Description .....	12
1.3 PCI Bridge .....	13
1.4 DMA Controller .....	13
1.5 Ethernet MAC .....	13
1.6 Ethernet PHY .....	13
1.7 System Control Block .....	13
1.7.1 Interrupt Controller .....	13
1.7.2 PLL and Power Management .....	14
1.7.3 EEPROM Controller .....	14
1.7.4 GPIO/LED Controller .....	14
1.7.5 General Purpose Timer .....	14
1.7.6 Free Run Counter .....	14
1.8 Control and Status Registers (CSR) .....	14
<b>Chapter 2 Pin Description and Configuration .....</b>	<b>15</b>
2.1 Pin List .....	16
2.2 Buffer Types .....	22
<b>Chapter 3 Functional Description .....</b>	<b>23</b>
3.1 Functional Overview .....	23
3.2 PCI Bridge (PCIB) .....	23
3.2.1 PCI Bridge (PCIB) Block Diagram .....	24
3.2.2 PCI Interface Environments .....	25
3.2.3 PCI Master Interface .....	25
3.2.3.1 PCI Master Transaction Errors .....	25
3.2.4 PCI Target Interface .....	26
3.2.4.1 PCI Configuration Space Registers .....	26
3.2.4.2 Control and Status Registers (CSR) .....	26
3.2.4.2.1 CSR Endianness .....	26
3.2.4.2.2 I/O Mapping of CSR .....	27
3.2.4.3 PCI Target Interface Transaction Errors .....	27
3.2.4.4 PCI Discard Timer .....	27
3.2.5 Interrupt Gating Logic .....	27
3.3 System Control Block (SCB) .....	28
3.3.1 Interrupt Controller .....	28
3.3.2 Wake Event Detection Logic .....	30
3.3.3 General Purpose Timer (GPT) .....	30
3.3.4 Free-Run Counter (FRC) .....	31
3.3.5 EEPROM Controller (EPC) .....	31
3.3.5.1 EEPROM Format .....	31
3.3.5.2 MAC Address, Subsystem ID, and Subsystem Vendor ID Auto-Load .....	32
3.3.5.3 EEPROM Host Operations .....	32
3.3.5.3.1 Supported EEPROM Operations .....	34
3.3.5.3.2 Host Initiated MAC Address, SSID, SSVID Reload .....	37
3.3.5.3.3 EEPROM Command and Data Registers .....	37
3.3.5.3.4 EEPROM Timing .....	37
3.3.6 System Control and Status Registers (SCSR) .....	38
3.4 DMA Controller (DMAC) .....	38
3.4.1 DMA Controller Architecture .....	38

3.4.2	Data Descriptors and Buffers . . . . .	39
3.4.2.1	Receive Descriptors.....	41
3.4.2.2	Transmit descriptors.....	45
3.4.3	Initialization . . . . .	50
3.4.4	Transmit Operation . . . . .	50
3.4.5	Receive Operation. . . . .	50
3.4.6	Receive Descriptor Acquisition . . . . .	51
3.4.7	Suspend State Behavior . . . . .	51
3.4.7.1	Transmit Engine.....	51
3.4.7.2	Receive Engine .....	51
3.4.8	Stopping Transmission and Reception . . . . .	52
3.4.9	TX Buffer Fragmentation Rules . . . . .	52
3.4.9.1	Calculating Worst-Case TX FIFO (MIL) Usage.....	52
3.4.10	DMAC Interrupts . . . . .	52
3.4.11	DMAC Control and Status Registers (DCSR) . . . . .	53
3.5	10/100 Ethernet MAC . . . . .	53
3.5.1	Flow Control . . . . .	54
3.5.1.1	Full-Duplex Flow Control.....	54
3.5.2	Virtual Local Area Network (VLAN) Support . . . . .	55
3.5.3	Address Filtering Functional Description . . . . .	56
3.5.3.1	Perfect Filtering .....	56
3.5.3.2	Hash Only Filtering Mode.....	56
3.5.3.3	Hash Perfect Filtering .....	57
3.5.3.4	Inverse Filtering .....	57
3.5.4	Wakeup Frame Detection . . . . .	57
3.5.4.1	Magic Packet Detection .....	60
3.5.5	Receive Checksum Offload Engine (RXCOE) . . . . .	60
3.5.5.1	RX Checksum Calculation .....	63
3.5.6	Transmit Checksum Offload Engine (TXCOE) . . . . .	63
3.5.6.1	TX Checksum Calculation.....	64
3.5.7	MAC Control and Status Registers (MCSR) . . . . .	64
3.6	10/100 Ethernet PHY . . . . .	64
3.6.1	100BASE-TX Transmit . . . . .	65
3.6.1.1	4B/5B Encoding .....	65
3.6.1.2	Scrambling .....	67
3.6.1.3	NRZI and MLT3 Encoding .....	67
3.6.1.4	100M Transmit Driver.....	67
3.6.1.5	100M Phase Lock Loop (PLL) .....	67
3.6.2	100BASE-TX Receive . . . . .	68
3.6.2.1	100M Receive Input .....	68
3.6.2.2	Equalizer, Baseline Wander Correction and Clock and Data Recovery .....	68
3.6.2.3	NRZI and MLT-3 Decoding .....	68
3.6.2.4	Descrambling .....	69
3.6.2.5	Alignment .....	69
3.6.2.6	5B/4B Decoding .....	69
3.6.2.7	Receiver Errors .....	69
3.6.3	10BASE-T Transmit. . . . .	69
3.6.3.1	10M Transmit Data Across the Internal MII Bus .....	70
3.6.3.2	Manchester Encoding .....	70
3.6.3.3	10M Transmit Drivers.....	70
3.6.4	10BASE-T Receive . . . . .	70
3.6.4.1	10M Receive Input and Squelch .....	70
3.6.4.2	Manchester Decoding .....	70
3.6.4.3	Jabber Detection.....	70

3.6.5	Auto-negotiation .....	71
3.6.6	Parallel Detection .....	72
3.6.6.1	Re-starting Auto-negotiation .....	72
3.6.6.2	Disabling Auto-negotiation .....	72
3.6.6.3	Half vs. Full-Duplex .....	72
3.6.7	HP Auto-MDIX .....	73
3.6.8	PHY Power-Down Modes .....	73
3.6.8.1	General Power-Down .....	73
3.6.8.2	Energy Detect Power-Down .....	74
3.6.9	PHY Resets .....	74
3.6.9.1	PHY Soft Reset via PMT_CTRL bit 10 (PHY_RST) .....	74
3.6.9.2	PHY Soft Reset via PHY Basic Control Register bit 15 (PHY Reg. 0.15) .....	74
3.6.10	Required Ethernet Magnetics .....	74
3.6.11	PHY Registers .....	74
3.7	Power Management .....	74
3.7.1	Overview .....	74
3.7.2	Related External Signals and Power Supplies .....	75
3.7.3	Device Clocking .....	75
3.7.4	Power States .....	76
3.7.4.1	G3 State (Mechanical Off) .....	76
3.7.4.1.1	Power Management Events in G3 .....	76
3.7.4.1.2	Exiting the G3 State .....	76
3.7.4.2	D0UNINITIALIZED State (D0U) .....	77
3.7.4.2.1	Exiting the D0U State .....	77
3.7.4.3	D0ACTIVE State (D0A) .....	77
3.7.4.3.1	Power Management Events in D0A .....	77
3.7.4.3.2	Exiting the D0A State .....	78
3.7.4.4	The D3HOT State .....	78
3.7.4.4.1	Power Management Events in D3HOT .....	78
3.7.4.4.2	Exiting the D3HOT State .....	78
3.7.4.5	The D3COLD State .....	79
3.7.4.5.1	Power Management Events in D3COLD .....	79
3.7.4.5.2	Exiting the D3COLD State .....	79
3.7.5	Resets .....	79
3.7.5.1	PHY Resets .....	80
3.7.6	Detecting Power Management Events .....	81
3.7.6.1	Enabling Wakeup Frame Wake Events .....	82
3.7.7	Enabling Link Status Change (Energy Detect) Wake Events .....	82
<b>Chapter 4</b>	<b>Register Descriptions .....</b>	<b>84</b>
4.1	Register Nomenclature .....	86
4.2	System Control and Status Registers (SCSR) .....	87
4.2.1	ID and Revision (ID_REV) .....	88
4.2.2	Interrupt Control Register (INT_CTL) .....	89
4.2.3	Interrupt Status Register (INT_STS) .....	90
4.2.4	Interrupt Configuration Register (INT_CFG) .....	92
4.2.5	General Purpose Input/Output Configuration Register (GPIO_CFG) .....	93
4.2.6	General Purpose Timer Configuration Register (GPT_CFG) .....	95
4.2.7	General Purpose Timer Current Count Register (GPT_CNT) .....	96
4.2.8	Bus Master Bridge Configuration Register (BUS_CFG) .....	97
4.2.9	Power Management Control Register (PMT_CTRL) .....	98
4.2.10	Free Run Counter (FREE_RUN) .....	99
4.2.11	EEPROM Command Register (E2P_CMD) .....	100
4.2.12	EEPROM Data Register (E2P_DATA) .....	103

4.3	DMAC Control and Status Registers (DCSR).....	104
4.3.1	Bus Mode Register (BUS_MODE).....	105
4.3.2	Transmit Poll Demand Register (TX_POLL_DEMAND) .....	106
4.3.3	Receive Poll Demand Register (RX_POLL_DEMAND) .....	107
4.3.4	Receive List Base Address Register (RX_BASE_ADDR) .....	108
4.3.5	Transmit List Base Address Register (TX_BASE_ADDR) .....	109
4.3.6	DMA Controller Status Register (DMAC_STATUS) .....	110
4.3.7	DMA Controller Control (Operation Mode) Register (DMAC_CONTROL) .....	112
4.3.8	DMA Controller Interrupt Enable Register (DMAC_INTR_ENA) .....	114
4.3.9	Missed Frame and Buffer Overflow Counter Reg (MISS_FRAME_CNTR) .....	116
4.3.10	Current Transmit Buffer Address Register (TX_BUFF_ADDR) .....	117
4.3.11	Current Receive Buffer Address Register (RX_BUFF_ADDR) .....	118
4.4	MAC Control and Status Registers (MCSR).....	119
4.4.1	MAC Control Register (MAC_CR).....	120
4.4.2	MAC Address High Register (ADDRH) .....	124
4.4.3	MAC Address Low Register (ADDRL) .....	125
4.4.4	Multicast Hash Table High Register (HASHH) .....	126
4.4.5	Multicast Hash Table Low Register (HASL) .....	127
4.4.6	MII Access Register (MII_ACCESS) .....	128
4.4.7	MII Data Register (MII_DATA) .....	129
4.4.8	Flow Control Register (FLOW) .....	130
4.4.9	VLAN1 Tag Register (VLAN1) .....	131
4.4.10	VLAN2 Tag Register (VLAN2) .....	132
4.4.11	Wakeup Frame Filter (WUFF) .....	133
4.4.12	Wakeup Control and Status Register (WUCSR) .....	134
4.4.13	Checksum Offload Engine Control Register (COE_CR) .....	135
4.5	PHY Registers .....	136
4.5.1	Basic Control Register .....	137
4.5.2	Basic Status Register .....	138
4.5.3	PHY Identifier 1 .....	139
4.5.4	PHY Identifier 2 .....	140
4.5.5	Auto Negotiation Advertisement .....	141
4.5.6	Auto Negotiation Link Partner Ability .....	142
4.5.7	Auto Negotiation Expansion .....	143
4.5.8	Mode Control/Status .....	144
4.5.9	Special Modes .....	145
4.5.10	Special Control/Status Indications .....	146
4.5.11	Interrupt Source Flag .....	147
4.5.12	Interrupt Mask .....	148
4.5.13	PHY Special Control/Status .....	149
4.6	PCI Configuration Space CSR (CONFIG CSR) .....	150
4.6.1	PCI Power Management Capabilities Register (PCI_PMC) .....	152
4.6.2	PCI Power Management Control and Status Register (PCI_PMSCR) .....	154
<b>Chapter 5</b>	<b>Operational Characteristics .....</b>	<b>156</b>
5.1	Absolute Maximum Ratings* .....	156
5.2	Operating Conditions** .....	156
5.3	Power Consumption .....	157
5.3.1	D0 - Normal Operation with Ethernet Traffic .....	157
5.3.2	D3 - Enabled for Wake Up Packet Detection .....	158
5.3.3	D3 - Enabled for Link Status Change Detection (Energy Detect) .....	158
5.3.4	D3 - PHY in General Power Down Mode .....	159
5.3.5	Maximum Power Consumption .....	159
5.4	DC Specifications .....	160

**Datasheet**

---

5.5	AC Specifications .....	162
5.5.1	Equivalent Test Load (Non-PCI Signals).....	162
5.6	PCI Clock Timing .....	163
5.7	PCI I/O Timing .....	164
5.8	EEPROM Timing .....	166
5.9	Clock Circuit .....	167
<b>Chapter 6 Package Outline .....</b>		<b>168</b>
6.1	128-VTQFP Package .....	168
<b>Chapter 7 Datasheet Revision History.....</b>		<b>170</b>

---

## List of Figures

Figure 1.1 System Level Block Diagram .....	11
Figure 1.2 LAN9420/LAN9420i Internal Block Diagram .....	11
Figure 2.1 LAN9420/LAN9420i 128-VTQFP (Top View) .....	15
Figure 3.1 PCI Bridge Block Diagram .....	24
Figure 3.2 Device Operation .....	25
Figure 3.3 CSR Double Endian Mapping .....	27
Figure 3.4 I/O Bar Mapping .....	27
Figure 3.5 Interrupt Generation .....	28
Figure 3.6 Interrupt Controller Block Diagram .....	29
Figure 3.7 EEPROM Access Flow Diagram .....	33
Figure 3.8 EEPROM ERASE Cycle .....	34
Figure 3.9 EEPROM ERAL Cycle .....	34
Figure 3.10 EEPROM EWDS Cycle .....	35
Figure 3.11 EEPROM EWEN Cycle .....	35
Figure 3.12 EEPROM READ Cycle .....	36
Figure 3.13 EEPROM WRITE Cycle .....	36
Figure 3.14 EEPROM WRAL Cycle .....	37
Figure 3.15 Ring and Chain Descriptor Structures .....	40
Figure 3.16 Receive Descriptor .....	41
Figure 3.17 Transmit Descriptor .....	45
Figure 3.18 VLAN Frame .....	55
Figure 3.19 RXCOE Checksum Calculation .....	61
Figure 3.20 Type II Ethernet Frame .....	61
Figure 3.21 Ethernet Frame with VLAN Tag .....	61
Figure 3.22 Ethernet Frame with Length Field and SNAP Header .....	62
Figure 3.23 Ethernet Frame with VLAN Tag and SNAP Header .....	62
Figure 3.24 Ethernet Frame with multiple VLAN Tags and SNAP Header .....	62
Figure 3.25 100BASE-TX Data Path .....	65
Figure 3.26 Receive Data Path .....	68
Figure 3.27 Direct Cable Connection vs. Cross-Over Cable Connection .....	73
Figure 3.28 LAN9420/LAN9420i Device Power States .....	76
Figure 3.29 Wake Event Detection Block Diagram .....	81
Figure 4.1 LAN9420/LAN9420i CSR Memory Map .....	85
Figure 4.2 Example ADDRL, ADDRH Address Ordering .....	125
Figure 5.1 Output Equivalent Test Load .....	162
Figure 5.2 PCI Clock Timing .....	163
Figure 5.3 PCI I/O Timing .....	164
Figure 5.4 EEPROM Timing .....	166
Figure 6.1 LAN9420/LAN9420i 128-VTQFP Package Definition .....	168
Figure 6.2 LAN9420/LAN9420i 128-VTQFP Recommended PCB Land Pattern .....	169

## List of Tables

Table 2.1	PCI Bus Interface Pins . . . . .	16
Table 2.2	EEPROM . . . . .	17
Table 2.3	GPIO and LED Pins . . . . .	18
Table 2.4	Configuration Pins . . . . .	18
Table 2.5	PLL and Ethernet PHY Pins . . . . .	19
Table 2.6	Power and Ground Pins . . . . .	20
Table 2.7	No-Connect Pins . . . . .	20
Table 2.8	128-VTQFP Package Pin Assignments . . . . .	21
Table 3.1	PCI Address Spaces . . . . .	26
Table 3.2	EEPROM Format . . . . .	31
Table 3.3	EEPROM Variable Defaults . . . . .	32
Table 3.4	Required EECLK Cycles . . . . .	37
Table 3.5	RDES0 Bit Fields . . . . .	41
Table 3.6	RDES1 Bit Fields . . . . .	44
Table 3.7	RDES2 Bit Fields . . . . .	44
Table 3.8	RDES3 Bit Fields . . . . .	45
Table 3.9	TDES0 Bit Fields . . . . .	46
Table 3.10	TDES1 Bit Fields . . . . .	47
Table 3.11	TDES2 Bit Fields . . . . .	49
Table 3.12	TDES3 Bit Fields . . . . .	49
Table 3.13	Address Filtering Modes . . . . .	56
Table 3.14	Wakeup Frame Filter Register Structure . . . . .	58
Table 3.15	Filter i Byte Mask Bit Definitions . . . . .	58
Table 3.16	Filter i Command Bit Definitions . . . . .	58
Table 3.17	Filter i Offset Bit Definitions . . . . .	59
Table 3.18	Filter i CRC-16 Bit Definitions . . . . .	59
Table 3.19	Wakeup Generation Cases . . . . .	59
Table 3.20	TX Checksum Preamble . . . . .	64
Table 3.21	4B/5B Code Table . . . . .	66
Table 3.22	Reset Map . . . . .	80
Table 3.23	PHY Resets . . . . .	81
Table 4.1	Register Bit Types . . . . .	86
Table 4.2	System Control and Status Register Addresses . . . . .	87
Table 4.3	EEPROM Enable Bit Definitions . . . . .	94
Table 4.4	DMAC Control and Status Register (DCSR) Map . . . . .	104
Table 4.5	MAC Control and Status Register (MCSR) Map . . . . .	119
Table 4.6	ADDR, ADDRH Byte Ordering . . . . .	125
Table 4.7	PHY Control and Status Registers . . . . .	136
Table 4.8	MODE Control . . . . .	145
Table 4.9	PCI Configuration Space CSR (CONFIG CSR) Address Map . . . . .	150
Table 4.10	Standard PCI Header Registers Supported . . . . .	151
Table 5.1	D0 - Normal Operation - Supply and Current (Typical) . . . . .	157
Table 5.2	D3 - Enabled for Wake Up Packet Detection - Supply and Current (Typical) . . . . .	158
Table 5.3	D3 - Enabled for Link Status Change Detection - Supply and Current (Typical) . . . . .	158
Table 5.4	D3 - PHY in General Power Down Mode - Supply and Current (Typical) . . . . .	159
Table 5.5	Maximum Power Consumption - Supply and Current (Maximum) . . . . .	159
Table 5.6	I/O Buffer Characteristics . . . . .	160
Table 5.7	100BASE-TX Transceiver Characteristics . . . . .	161
Table 5.8	10BASE-T Transceiver Characteristics . . . . .	161
Table 5.9	PCI Clock Timing Values . . . . .	163
Table 5.10	PCI I/O Timing Measurement Conditions . . . . .	164
Table 5.11	PCI I/O Timing Values . . . . .	165



Table 5.12 EEPROM Timing Values . . . . .	166
Table 5.13 LAN9420/LAN9420i Crystal Specifications . . . . .	167
Table 6.1 LAN9420/LAN9420i 128-VTQFP Dimensions . . . . .	169
Table 7.1 Customer Revision History . . . . .	170

# Chapter 1 Introduction

## 1.1 Block Diagrams




Figure 1.1 System Level Block Diagram




Figure 1.2 LAN9420/LAN9420i Internal Block Diagram

## 1.2 General Description

LAN9420/LAN9420i is a full-featured, Fast Ethernet controller which allows for the easy and cost-effective integration of Fast Ethernet into a PCI-based system. A system configuration diagram of LAN9420/LAN9420i in a typical embedded environment can be seen in [Figure 1.1](#), followed by an internal block diagram of LAN9420/LAN9420i in [Figure 1.2](#). LAN9420/LAN9420i consists of a PCI Local Bus Specification Revision 3.0 compliant interface, DMA Controller, Ethernet MAC, and 10/100 Ethernet PHY.

LAN9420/LAN9420i provides full IEEE 802.3 compliance and all internal components support full/half-duplex 10BASE-T, 100BASE-TX, and manual full-duplex flow control. The descriptor based scatter-gather DMA supports usage of zero-copy drivers, effectively increasing throughput while decreasing Host load. The integrated IRQ deassertion timer allows a minimum IRQ deassertion time to be set, providing reduced Host load and greater control over service routines. Automatic 32-bit CRC generation/checking, automatic payload padding, and 2K jumbo packets (2048 byte) are supported.

Big, little, and mixed endian support provides independent control over register, descriptor, and buffer endianess. This feature enables easy integration into various ARM/MIPS/PowerPC designs.

LAN9420/LAN9420i supports the PCI Bus Power Management Interface Specification Revision 1.1 and provides the optional ability to generate wake events in the D3cold state when Vaux is available. Wake on LAN, wake on link status change (energy detect), and magic packet wakeup detection are also supported, allowing for a range of power management options.

LAN9420/LAN9420i contains an EEPROM controller for connection to an optional EEPROM. This allows for the automatic loading of static configuration data upon power-up or reset. When connected, the EEPROM can be configured to load a predetermined MAC address, the PCI SSID, and the PCI SSVID of LAN9420/LAN9420i.

In addition to the primary functionality described above, LAN9420/LAN9420i provides additional features designed for extended functionality. These include a multipurpose 16-bit configurable General Purpose Timer (GPT), a Free-Run Counter, a 3-pin configurable GPIO/LED interface, and 2 GPO pins. All aspects of LAN9420/LAN9420i are managed via a set of memory mapped control and status registers.

LAN9420/LAN9420i's performance and features make it an ideal solution for many applications in the consumer electronics, enterprise, and industrial automation markets. Targeted applications include: set top boxes (cable, satellite and IP), digital televisions, digital video recorders, home gateways, digital media clients/servers, industrial automation systems, industrial single board PCs, and kiosk/POS enterprise equipment.

## 1.3 PCI Bridge

LAN9420/LAN9420i implements a PCI Local Bus Specification Revision 3.0 compliant interface, supporting the PCI Bus Power Management Interface Specification Revision 1.1. It provides the PCI Configuration Space Control and Status registers used to configure LAN9420/LAN9420i for PCI device operation. Please refer to [Section 3.2, "PCI Bridge \(PCIB\)," on page 23](#) for more information.

## 1.4 DMA Controller

The DMA controller consists of independent Transmit and Receive engines and a control and status register (CSR) space. The Transmit Engine transfers data from Host memory to the MAC Interface Layer (MIL) while the Receive Engine transfers data from the MIL to Host memory. The controller utilizes descriptors to efficiently move data from source to destination with minimal processor intervention. Descriptors are DWORD aligned data structures in system memory that inform the DMA controller of the location of data buffers in Host memory and also provide a mechanism for communicating the status to the Host CPU. The DMA controller has been designed for packet-oriented data transfer, such as frames in Ethernet. Zero copy DMA transfer is supported. Copy operations for the purpose of data re-alignment are not required in the case where buffers are fragmented or not aligned to a DWORD boundary. The controller can be programmed to interrupt the Host on the occurrence of particular events, such as frame transmit or receive transfer completed, and other normal, as well as error, conditions. Please refer to [Section 3.4, "DMA Controller \(DMAC\)," on page 38](#) for more information.

## 1.5 Ethernet MAC

The transmit and receive data paths are separate within the 10/100 Ethernet MAC, allowing the highest performance, especially in full duplex mode. The data paths connect to the PCI Bridge via a DMA engine. The MAC also implements a CSR space used by the Host to obtain status and control its operation. The MAC Interface Layer (MIL), within the MAC, contains a 2K Byte transmit and receive FIFO. The MIL supports store and forward and operate on second frame mode for minimum inter-packet gap. Please refer to [Section 3.5, "10/100 Ethernet MAC," on page 53](#) for more information.

## 1.6 Ethernet PHY

The PHY implements an IEEE 802.3 physical layer for twisted pair Ethernet applications. It can be configured for either 100 Mbps (100BASE-TX) or 10 Mbps (10BASE-T) Ethernet operation in either full or half duplex configurations. The PHY block includes support for auto-negotiation, auto-polarity correction and Auto-MDIX. Minimal external components are required for the utilization of the integrated PHY. Please refer to [Section 3.6, "10/100 Ethernet PHY," on page 64](#) for more information.

## 1.7 System Control Block

The System Control Block provides the following additional elements for system operation. These elements are controlled via its System Control and Status Registers (SCSR). Please refer to [Section 3.3, "System Control Block \(SCB\)," on page 28](#) for more information.

### 1.7.1 Interrupt Controller

The Interrupt Controller (INT) can be programmed to issue a PCI interrupt to the Host on the occurrence of various events. Please refer to [Section 3.3.1, "Interrupt Controller," on page 28](#) for more information.

### 1.7.2 PLL and Power Management

LAN9420/LAN9420i interfaces with a 25MHz crystal oscillator from which all internal clocks, with the exception of PCI clock, are generated. The internal clocks are all generated by the PLL and Power Management blocks. Various power savings modes exists that allow for the clocks to be shut down. These modes are defined by the power state of the PCI function. Please refer to [Section 3.7, "Power Management," on page 74](#) for more information.

### 1.7.3 EEPROM Controller

LAN9420/LAN9420i provides support for an optional EEPROM via the EEPROM Controller. Please refer to [Section 3.3.5, "EEPROM Controller \(EPC\)," on page 31](#) for more information.

### 1.7.4 GPIO/LED Controller

The 3-bit GPIO and 2-bit GPO (Multiplexed on the LED and EEPROM Pins) interface is managed by the GPIO/LED Controller. It is accessible via the System Control and Status Registers (SCSR). The GPIO signals can function as inputs, push-pull outputs and open drain outputs. The GPIOs can also be configured to trigger interrupts with programmable polarity. The GPOs are outputs only and have no means of generating interrupts.

Please refer to [Section 4.2.5, "General Purpose Input/Output Configuration Register \(GPIO\\_CFG\)," on page 93](#) for more information.

### 1.7.5 General Purpose Timer

The General Purpose Timer has no dedicated function within LAN9420/LAN9420i and may be programmed to issue a timed interrupt. Please refer to [Section 3.3.3, "General Purpose Timer \(GPT\)," on page 30](#) for more information.


### 1.7.6 Free Run Counter

The Free Run Counter has no dedicated function within LAN9420/LAN9420i and may be used by the software drivers as a timebase. Please refer to [Section 3.3.4, "Free-Run Counter \(FRC\)," on page 31](#) for more information.

## 1.8 Control and Status Registers (CSR)

LAN9420/LAN9420i's functions are controlled and monitored by the Host via the Control and Status Registers (CSR). This register space includes registers that control and monitor the DMA controller (DMA Control and Status Registers - DCSR), the MAC (MAC Control and Status Registers - MCSR), the PHY (accessed indirectly through the MAC via the MII\_ACCESS and MII\_DATA registers), and the elements of the System Control Block via the System Control and Status Registers (SCSR). The CSR may be accessed be via I/O or memory operations. Big or Little Endian access is also configurable.

## Chapter 2 Pin Description and Configuration



NOTE: When HP Auto-MDIX is activated, the TPO+/- pins function as TPI+/- and vice-versa.

Figure 2.1 LAN9420/LAN9420i 128-VTQFP (Top View)

## 2.1 Pin List

Table 2.1 PCI Bus Interface Pins

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
1	PCI Clock In	PCICLK	IS	<b>PCI Clock In:</b> 0 to 33MHz PCI Clock Input.
1	PCI Frame	nFRAME	IPCI/ OPCI	<b>PCI Cycle Frame</b>
32	PCI Address and Data Bus	AD[31:0]	IPCI/ OPCI	<b>PCI Address and Data Bus</b>
1	PCI Reset	PCInRST	IS	<b>PCI Reset</b>
4	PCI Bus Command and Byte Enables	nCBE[3:0]	IPCI/ OPCI	<b>PCI Bus Command and Byte Enables</b>
1	PCI Initiator Ready	nIRDY	IPCI/ OPCI	<b>PCI Initiator Ready</b>
1	PCI Target Ready	nTRDY	IPCI/ OPCI	<b>PCI Target Ready</b>
1	PCI Stop	nSTOP	IPCI/ OPCI	<b>PCI Stop</b>
1	PCI Device Select	nDEVSEL	IPCI/ OPCI	<b>PCI Device Select</b>
1	PCI Parity	PAR	IPCI/ OPCI	<b>PCI Parity</b>
1	PCI Parity Error	nPERR	IPCI/ OPCI	<b>PCI Parity Error</b>
1	PCI System Error	nSERR	IPCI/ OPCI	<b>PCI System Error</b>
1	PCI Interrupt	nINT	OPCI	<b>PCI Interrupt</b> <b>Note:</b> This pin is an open drain output.
1	PCI IDSEL	IDSEL	IPCI	<b>PCI IDSEL</b>
1	PCI Request	nREQ	OPCI	<b>PCI Request</b> <b>Note:</b> This pin is a tri-state output.
1	PCI Grant	nGNT	IPCI	<b>PCI Grant</b>
1	PCI Power Management Event	nPME	OPCI	<b>PCI Power Management Event</b> <b>Note:</b> This pin is an open drain output.
1	Power Good	PWRGOOD	IS (PD)	<b>PCI Bus Power Good:</b> This pin is used to sense the presence of PCI bus power during the D3 power management state. <b>Note:</b> This pin is pulled low through an internal pull-down resistor
1	V <sub>AUX</sub> Detection	VAUXDET	IS (PD)	<b>PCI Auxiliary Voltage Sense:</b> This pin is used to sense the presence of a 3.3V auxiliary supply in order to define the PME support available. <b>Note:</b> This pin is pulled low through an internal pull-down resistor

Table 2.2 EEPROM

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
1	EEPROM Data	EEDIO	IS/O8	<b>EEPROM Data:</b> This bi-directional pin can be connected to an optional serial EEPROM DIO.
	GPO3	GPO3	O8	<b>General Purpose Output 3:</b> This pin can also function as a general purpose output. The EECS pin is deasserted so as to never unintentionally access the serial EEPROM.
	TX_EN	TX_EN	O8	<b>TX_EN Signal Monitor:</b> This pin can also be configured to monitor the TX_EN signal on the internal MII port. The EECS pin is deasserted so as to never unintentionally access the serial EEPROM.
	TX_CLK	TX_CLK	O8	<b>TX_CLK Signal Monitor:</b> This pin can also be configured to monitor the TX_CLK signal on the internal MII port. The EECS pin is deasserted so as to never unintentionally access the serial EEPROM.
1	EEPROM Chip Select	EECS	O8	<b>Serial EEPROM Chip Select.</b>
1	EEPROM Clock	EECLK	IS/O8 (PU) <a href="#">Note 2.1</a>	<b>EEPROM Clock:</b> Serial EEPROM Clock pin
	GPO4	GPO4	O8	<b>General Purpose Output 4:</b> This pin can also function as a general purpose output. The EECS pin is deasserted so as to never unintentionally access the serial EEPROM.
	RX_DV	RX_DV	O8	<b>RX_DV Signal Monitor:</b> This pin can also be configured to monitor the RX_DV signal on the internal MII port. The EECS pin is deasserted so as to never unintentionally access the serial EEPROM.
	RX_CLK	RX_CLK	O8	<b>RX_CLK Signal Monitor:</b> This pin can also be configured to monitor the RX_CLK signal on the internal MII port. The EECS pin is deasserted so as to never unintentionally access the serial EEPROM.

**Note 2.1** This pin is used for factory testing and is latched on power up. This pin is pulled high through an internal resistor and must not be pulled low externally. This pin must be augmented with an external resistor when connected to a load. The value of the resistor must be such that the pin reaches its valid level before de-assertion of PCInRST following power up. The “IS” input buffer type is enabled only during power up. The “IS” input buffer type is disabled at all other times.

**Table 2.3 GPIO and LED Pins**

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
1	General Purpose I/O data 0	GPIO0	IS/O12/ OD12	<b>General Purpose I/O data 0:</b> This general-purpose pin is fully programmable as either push-pull output, open-drain output or input by writing the GPIO_CFG configuration register in the SCSR. GPIO pins are Schmitt-triggered inputs.
	nLED1 (Speed Indicator)	nLED1	OD12	<b>nLED1 (Speed Indicator):</b> This pin can also function as the Ethernet speed indicator LED and is driven low when the operating speed is 100Mbps, during auto-negotiation, and when the cable is disconnected. This pin is driven high only during 10Mbps operation.
1	General Purpose I/O data 1	GPIO1	IS/O12/ OD12	<b>General Purpose I/O data 1:</b> This general-purpose pin is fully programmable as either push-pull output, open-drain output or input by writing the GPIO_CFG configuration register in the SCSR. GPIO pins are Schmitt-triggered inputs.
	nLED2 (Link & Activity Indicator)	nLED2	OD12	<b>nLED2 (Link &amp; Activity Indicator):</b> This pin can also function as the Ethernet Link and Activity Indicator LED and is driven low (LED on) when LAN9420/LAN9420i detects a valid link. This pin is pulsed high (LED off) for 80mS whenever transmit or receive activity is detected. This pin is then driven low again for a minimum of 80mS, after which time it will repeat the process if TX or RX activity is detected. Effectively, LED2 is activated solid for a link. When transmit or receive activity is sensed, LED2 will flash as an activity indicator.
1	General Purpose I/O data 2	GPIO2	IS/O12/ OD12	<b>General Purpose I/O data 2:</b> This general-purpose pin is fully programmable as either push-pull output, open-drain output or input by writing the GPIO_CFG configuration register in the SCSR. GPIO pins are Schmitt-triggered inputs.
	nLED3 (Full-Duplex Indicator)	nLED3	OD12	<b>nLED3 (Full-Duplex Indicator):</b> This pin can also function as the Ethernet Full-Duplex Indicator LED and is driven low when the link is operating in full-duplex mode.

**Table 2.4 Configuration Pins**

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
1	AutoMDIX Enable	AUTOMDIX_EN	IS (PU)	<b>AutoMDIX Enable:</b> Enables Auto-MDIX. Pull high or leave unconnected to enable Auto-MDIX, pull low to disable Auto-MDIX.

**Table 2.5 PLL and Ethernet PHY Pins**

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
1	Crystal Input	XI	ICLK	<b>Crystal Input:</b> External 25MHz crystal input. This pin can also be driven by a single-ended clock oscillator. When this method is used, XO should be left unconnected.
1	Crystal Output	XO	OCLK	<b>Crystal Output:</b> External 25MHz crystal output.
1	Ethernet TX Data Out Negative	TPO-	AIO	<b>Ethernet Transmit Data Out Negative:</b> The transmit data outputs may be swapped internally with receive data inputs when Auto-MDIX is enabled.
1	Ethernet TX Data Out Positive	TPO+	AIO	<b>Ethernet Transmit Data Out Positive:</b> The transmit data outputs may be swapped internally with receive data inputs when Auto-MDIX is enabled.
1	Ethernet RX Data In Negative	TPI-	AIO	<b>Ethernet Receive Data In Negative:</b> The receive data inputs may be swapped internally with transmit data outputs when Auto-MDIX is enabled.
1	Ethernet RX Data In Positive	TPI+	AIO	<b>Ethernet Receive Data In Positive:</b> The receive data inputs may be swapped internally with transmit data outputs when Auto-MDIX is enabled.
1	External PHY Bias Resistor	EXRES	AI	<b>External PHY Bias Resistor:</b> Used for the internal PHY bias circuits. Connect to an external 12.4K 1.0% resistor to ground.

**Table 2.6 Power and Ground Pins**

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
2	+3.3V Analog Power Supply	VDD33A	P	<b>+3.3V Analog Power Supply</b> Refer to the LAN9420/LAN9420i application note for connection information.
1	+1.8V PLL Power Supply	VDD18PLL	P	<b>+1.8V PLL Power Supply:</b> This pin must be connected to VDD18CORE for proper operation. Refer to the LAN9420/LAN9420i application note for additional connection information.
1	+1.8V TX Power Supply	VDD18TX	P	<b>+1.8V Transmitter Power Supply:</b> This pin must be connected to VDD18CORE for proper operation. Refer to the LAN9420/LAN9420i application note for additional connection information.
1	+3.3V Master Bias Power Supply	VDD33BIAS	P	<b>+3.3V Master Bias Power Supply</b> Refer to the LAN9420/LAN9420i application note for additional connection information.
15	+3.3V I/O Power	VDD33IO	P	<b>+3.3V Power Supply for I/O Pins and Internal Regulator</b> Refer to the LAN9420/LAN9420i application note for additional connection information.
21	Ground	VSS	P	<b>Common Ground for I/O Pins, Core, and Analog Circuitry</b>
3	+1.8V Core Power	VDD18CORE	P	<b>Digital Core +1.8V Power Supply Output from Internal Regulator</b> Refer to the LAN9420/LAN9420i application note for additional connection information.

**Table 2.7 No-Connect Pins**

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
17	No Connect	NC	-	<b>No Connect:</b> These pins must be left floating for normal device operation.

**Table 2.8 128-VTQFP Package Pin Assignments**

PIN NUM	PIN NAME	PIN NUM	PIN NAME	PIN NUM	PIN NAME	PIN NUM	PIN NAME
1	GPIO1/nLED2	33	nCBE3	65	AD14	97	NC
2	GPIO2/nLED3	34	IDSEL	66	VSS	98	NC
3	VDD33IO	35	VSS	67	VDD33IO	99	VSS
4	VSS	36	VDD33IO	68	AD13	100	TPO-
5	VDD33IO	37	AD23	69	AD12	101	TPO+
6	VDD33IO	38	AD22	70	AD11	102	VSS
7	VDD33IO	39	AD21	71	AD10	103	VDD33A
8	VDD18CORE	40	AD20	72	AD9	104	TPI-
9	VDD18CORE	41	AD19	73	VSS	105	NC
10	VSS	42	VSS	74	VDD33IO	106	TPI+
11	VSS	43	VDD33IO	75	AD8	107	VDD33A
12	VSS	44	AD18	76	nCBE0	108	VSS
13	VDD33IO	45	AD17	77	AD7	109	EXRES
14	nINT	46	AD16	78	AD6	110	VSS
15	PCInRST	47	nCBE2	79	AD5	111	VDD33BIAS
16	PCICLK	48	nFRAME	80	VSS	112	NC
17	nGNT	49	VSS	81	VDD33IO	113	NC
18	nREQ	50	VSS	82	VDD18CORE	114	NC
19	nPME	51	VDD33IO	83	VSS	115	AUTOMDIX_EN
20	VSS	52	nIRDY	84	AD4	116	VDD18TX
21	VDD33IO	53	nTRDY	85	AD3	117	VDD18PLL
22	AD31	54	nDEVSEL	86	AD2	118	VSS
23	AD30	55	nSTOP	87	AD1	119	XO
24	AD29	56	nPERR	88	AD0	120	XI
25	AD28	57	VSS	89	VSS	121	PWRGOOD
26	AD27	58	VDD33IO	90	VDD33IO	122	VAUXDET
27	VSS	59	nSERR	91	NC	123	GPIO0/nLED1
28	VDD33IO	60	PAR	92	EEDIO/GPO3	124	NC
29	AD26	61	nCBE1	93	NC	125	NC
30	AD25	62	AD15	94	EECS	126	NC
31	AD24	63	NC	95	EECLK/GPO4	127	NC
32	NC	64	NC	96	NC	128	NC

## 2.2 Buffer Types

BUFFER TYPE	DESCRIPTION
IS	Schmitt-triggered Input
O8	Output with 8mA sink and 8mA source current
O12	Output with 12mA sink and 12mA source current
OD12	Open-drain output with 12mA sink current
IPCI	PCI compliant Input
OPCI	PCI compliant Output
PU	50uA (typical) internal pull-up. Unless otherwise noted in the pin description, internal pull-ups are always enabled. <b>Note:</b> Internal pull-up resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to LAN9420/LAN9420i. When connected to a load that must be pulled high, an external resistor must be added.
PD	50uA (typical) internal pull-down. Unless otherwise noted in the pin description, internal pull-downs are always enabled. <b>Note:</b> Internal pull-down resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to LAN9420/LAN9420i. When connected to a load that must be pulled low, an external resistor must be added.
AI	Analog Input
AIO	Analog bi-directional
ICLK	Crystal oscillator input
OCLK	Crystal oscillator output
P	Power and Ground pin

## Chapter 3 Functional Description

### 3.1 Functional Overview

The LAN9420/LAN9420i Ethernet Controller consists of five major functional blocks. These blocks are:

- PCI Bridge (PCIB)
- System Control Block (SCB)
- DMA Controller (DMAC)
- 10/100 Ethernet MAC
- 10/100 Ethernet PHY

The following sections discuss the features of each block. A block diagram of LAN9420/LAN9420i is shown in [Figure 1.2 LAN9420/LAN9420i Internal Block Diagram on page 11](#).

### 3.2 PCI Bridge (PCIB)

The PCI Bridge (PCIB) facilitates LAN9420/LAN9420i's operation on a PCI bus as a device. It has the following features:

**PCI Master Interface:** This interface connects LAN9420/LAN9420i to the PCI bus when it is functioning as a PCI Master. It is used by the DMA engines to directly access the PCI Host's memory.

**PCI Target Interface:** This interface connects LAN9420/LAN9420i to the PCI bus when it is functioning as a PCI Target. It provides access to PCI Configuration Space Control and Status Register (CONFIG CSR), and access to the Control and Status Registers (CSR) via I/O or Non-Prefetchable (NP) memory accesses. In addition, Big/Little Endian support for the registers may be selected.

**PCI Power Management Support:** LAN9420/LAN9420i supports PCI Bus Power Management Interface Specification Rev. 1.1. Refer to [Section 3.7, "Power Management," on page 74](#) for more information.

**Interrupt Gating Logic:** This logic controls assertion of the nINT signal to the Host system.

**PCI Configuration Space Control and Status Registers (CONFIG CSR):** The Host system controls and monitors the LAN9420/LAN9420i device using registers in this space.

### 3.2.1 PCI Bridge (PCIB) Block Diagram





Figure 3.1 PCI Bridge Block Diagram

### 3.2.2 PCI Interface Environments

The PCIB supports only Device operation. It functions as a simple bridge, permitting LAN9420/LAN9420i to act as a master/target PCI device on the PCI bus. The Host performs PCI arbitration and is responsible for initializing configuration space for all devices on the bus. [Figure 3.2](#) illustrates Device operation.



**Figure 3.2 Device Operation**

### 3.2.3 PCI Master Interface

The PCI Master Interface is used by the DMA engines to directly access the PCI Host's memory. It is used by the TX and RX DMA Controllers to access Host descriptor ring elements and Host DMA buffers. No address translation occurs, as these entities are contained within the Host, which allocates them within the flat PCI address space.

#### 3.2.3.1 PCI Master Transaction Errors

In the event of an error during a descriptor read or during a transmit data read, the DMA controller will generate a Master Bus Error Interrupt (MBERR\_INT).

When an MBERR\_INT is asserted, all subsequent transactions from the DMAC will be aborted. In order to cleanly recover from this condition, a software reset or H/W reset must be performed. A software reset is accomplished by setting the SRST bit of the BUS\_MODE register.

**Note:** It is guaranteed that the MBERR\_INT will be reported on the frame upon which the error occurred as follows:

- Errors on descriptor reads will be aborted immediately.
- Errors on TX data will be reported either upon the data or the close descriptor (if the error occurs on the last data transfer).
- DMA RX data and descriptor write operations are posted and will therefore not generate the MBERR\_INT.