

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







Ordering number : EN6183A

## LB11847

**Monolithic Digital IC** 

# **PWM Current Control Type Stepping Motor Driver**



http://onsemi.com

#### Overview

The LB11847 is a driver IC for stepping motors with PWM current control bipolar drive (fixed OFF time). A special feature of this IC is that V<sub>REF</sub> voltage is constant while the current can be set in 15 steps, allowing drive of motors ranging from 1-2 phase exciter types to 4W 1-2 phase exciter types. The current decay pattern can also be selected (SLOW DECAY, FAST DECAY, MIX DECAY) to increase the decay of regenerative current at chopping OFF, thereby improving response characteristics. This is especially useful for carriage and paper feed stepping motors in printers and similar applications where highprecision control and low vibrations are required.

#### **Features**

- PWM current control (fixed OFF time)
- Load current digital selector (1-2, W1-2, 2W1-2, 4W1-2 phase exciter drive possible)
- Selectable current decay pattern (SLOW DECAY, FAST DECAY, MIX DECAY)
- Simultaneous ON prevention function (feedthrough current prevention)
- Noise canceler
- Built-in thermal shutdown circuit
- Built-in logic low-voltage OFF circuit

#### **Specifications**

#### Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Motor supply voltage	V <sub>BB</sub>		50	V
Output peak current	IOPEAK	t <sub>W</sub> ≤ 20μs	1.75	Α
Output continuous current	I <sub>O</sub> max		1.5	Α
Logic supply voltage	V <sub>CC</sub>		7.0	V
Logic input voltage range	VIN		-0.3 to V <sub>CC</sub>	V
Emitter output voltage	٧E		1.0	V
Allowable power dissipation	Pd max	Ta = 25°C	3.0	W
		With heat sink	20	W
Operating temperature	Topr		-20 to +85	°C
Storage temperature	Tstg		-55 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

## LB11847

## Allowable Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Motor supply voltage range	V <sub>BB</sub>		10 to 45	<b>V</b>
Logic supply voltage range	VCC		4.75 to 5.25	V
Reference voltage range	V <sub>REF</sub>		0.0 to 3.0	V


## **Electrical Characteristics** at $Ta = 25^{\circ}C$ , $V_{BB} = 45V$ , $V_{CC} = 5V$ , $V_{REF} = 1.52V$


Parameter	Symbol	Conditions	П	Unit		
T didiffetel	Cymbol	Conditions	min	typ	max	0111
Output block						
Output stage supply voltage	I <sub>BB</sub> ON	IBB ON		3.5	5.0	mA
	IBB OFF		0.5	0.8	1.1	mΑ
Output saturation voltage	V <sub>O</sub> (sat) 1	I <sub>O</sub> = +1.0A, sink		1.2	1.6	V
	V <sub>O</sub> (sat) 2	I <sub>O</sub> = +1.5A, sink		1.5	1.9	V
	V <sub>O</sub> (sat) 3	I <sub>O</sub> = -1.0A, source		1.9	2.2	V
	V <sub>O</sub> (sat) 4	I <sub>O</sub> = -1.5A, source		2.2	2.4	V
Output leak current	I <sub>O</sub> (leak) 1	$V_O = V_{BB}$ , sink			50	μA
	I <sub>O</sub> (leak) 2	V <sub>O</sub> = 0V, source	-50			μΑ
Output sustain voltage	V <sub>SUS</sub>	L = 15 mH, $I_O$ = 1.5A, Guaranteed design value	45			V
Logic block						
Logic supply current	ICC ON	I <sub>4</sub> = 2.0V, I <sub>3</sub> = 2.0V, I <sub>2</sub> = 2.0V, I <sub>1</sub> = 2.0V	19.5	26	36.5	m/
	ICC OFF	ENABLE = 2.0V	10.5	15	19.5	m/
Input voltage	V <sub>IH</sub>		2.0			V
	V <sub>IL</sub>				0.8	V
Input current	I <sub>IH</sub>	V <sub>IH</sub> = 2.0V			100	μΑ
	I <sub>IL</sub>	V <sub>IL</sub> = 0.8V	-10			μA
Sensing voltage	٧E	I <sub>4</sub> = 2.0V, I <sub>3</sub> = 2.0V, I <sub>2</sub> = 2.0V, I <sub>1</sub> = 2.0V	0.470	0.50	0.525	V
		I <sub>4</sub> = 2.0V, I <sub>3</sub> = 2.0V, I <sub>2</sub> = 2.0V, I <sub>1</sub> = 0.8V	0.445	0.48	0.505	V
		I <sub>4</sub> = 2.0V, I <sub>3</sub> = 2.0V, I <sub>2</sub> = 0.8V, I <sub>1</sub> = 2.0V	0.425	0.46	0.485	V
		I <sub>4</sub> = 2.0V, I <sub>3</sub> = 2.0V, I <sub>2</sub> = 0.8V, I <sub>1</sub> = 0.8V	0.410	0.43	0.465	V
		I <sub>4</sub> = 2.0V, I <sub>3</sub> = 0.8V, I <sub>2</sub> = 2.0V, I <sub>1</sub> = 2.0V	0.385	0.41	0.435	V
		I <sub>4</sub> = 2.0V, I <sub>3</sub> = 0.8V, I <sub>2</sub> = 2.0V, I <sub>1</sub> = 0.8V	0.365	0.39	0.415	V
		I <sub>4</sub> = 2.0V, I <sub>3</sub> = 0.8V, I <sub>2</sub> = 0.8V, I <sub>1</sub> = 2.0V	0.345	0.37	0.385	V
		I <sub>4</sub> = 2.0V, I <sub>3</sub> = 0.8V, I <sub>2</sub> = 0.8V, I <sub>1</sub> = 0.8V	0.325	0.35	0.365	V
		I <sub>4</sub> = 0.8V, I <sub>3</sub> = 2.0V, I <sub>2</sub> = 2.0V, I <sub>1</sub> = 2.0V	0.280	0.30	0.325	V
		I <sub>4</sub> = 0.8V, I <sub>3</sub> = 2.0V, I <sub>2</sub> = 2.0V, I <sub>1</sub> = 0.8V	0.240	0.26	0.285	V
		I <sub>4</sub> = 0.8V, I <sub>3</sub> = 2.0V, I <sub>2</sub> = 0.8V, I <sub>1</sub> = 2.0V	0.195	0.22	0.235	V
		I <sub>4</sub> = 0.8V, I <sub>3</sub> = 2.0V, I <sub>2</sub> = 0.8V, I <sub>1</sub> = 0.8V	0.155	0.17	0.190	V
		I <sub>4</sub> = 0.8V, I <sub>3</sub> = 0.8V, I <sub>2</sub> = 2.0V, I <sub>1</sub> = 2.0V	0.115	0.13	0.145	V
		I <sub>4</sub> = 0.8V, I <sub>3</sub> = 0.8V, I <sub>2</sub> = 2.0V, I <sub>1</sub> = 0.8V	0.075	0.09	0.100	V
Reference current	I <sub>REF</sub>	V <sub>REF</sub> = 1.5V	-0.5			μA
CR pin current	ICR	CR = 1.0V	-4.6		-1.0	m/
MD pin current	I <sub>MD</sub>	MD = 1.0V, CR = 4.0V	-5.0			μA
DECAY pin current Low	IDECL	V <sub>DEC</sub> = 0.8V	-10			μΑ
DECAY pin current High	IDECH	V <sub>DEC</sub> = 2.0V			5	μΑ
Thermal shutdown temperature	TSD			170		°C
Logic ON voltage	L <sub>VSD</sub> 1		3.35	3.65	3.95	V
Logic OFF voltage	L <sub>VSD</sub> 2		3.20	3.50	3.80	V
L <sub>VSD</sub> hysteresis width	ΔL <sub>VSD</sub>		0.065	0.15	0.23	V

## **Package Dimensions**


unit: mm (typ)

3147C





## **Pin Assignment**



## **Pin Function**

Pin number	Pin name	Function descripyion
1	MD	Sets the OFF time for FAST mode and SLOW mode in MIX DECAY.
		Setting input range: 4V to 1.5V
2	V <sub>REF</sub> 1	Output set current reference supply pins.
13	V <sub>REF</sub> 2	Setting voltage range: 0V to 3V
3	CR1	Output OFF time setting pins for switching operation.
12	CR2	
4	E1	Pins for controlling the set current with sensing resistor RE.
11	E2	
5	DECAY1	SLOW mode/FAST mode selector pins.
10	DECYA2	SLOW DECAY: H
		FAST DECAY: L
6	OUTA	Output pins.
7	OUT A	
8	OUTB	
9	OUT <sub>B</sub>	
14	V <sub>BB</sub>	Output stage supply voltage pin.
15	GND	Ground pin.
27	PHASE1	Output phase selector input pins.
16	PHASE2	
26	ENABLE1	Output ON/OFF setting input pins.
17	ENABLE2	
22, 23	I <sub>A</sub> 4, I <sub>A</sub> 3	Output set current digital input pins.
24, 25	I <sub>A</sub> 2, I <sub>A</sub> 1	15-stage voltage setting.
21, 20	I <sub>B</sub> 4, I <sub>B</sub> 3	
19, 18	I <sub>B</sub> 2, I <sub>B</sub> 1	
28	V <sub>CC</sub>	Logic block supply voltage pin.

## **Truth Table**

PHASE	ENABLE	OUTA	OUT A
Н	L	Н	L
L	L	L	Н
-	Н	OFF	OFF


## **Set Current Truth Table**

I <sub>A</sub> 4	I <sub>A</sub> 3	I <sub>A</sub> 2	I <sub>A</sub> 1	Set current I <sub>OUT</sub>	Current ratio (%)
1	1	1	1	11.5/11.5 × V <sub>REF</sub> /3.04RE = I <sub>OUT</sub>	100
1	1	1	0	11.0/11.5 × V <sub>REF</sub> /3.04RE = I <sub>OUT</sub>	95.65
1	1	0	1	10.5/11.5 × V <sub>REF</sub> /3.04RE = I <sub>OUT</sub>	91.30
1	1	0	0	10.0/11.5 × V <sub>REF</sub> /3.04RE = I <sub>OUT</sub>	86.95
1	0	1	1	9.5/11.5 × V <sub>REF</sub> /3.04RE = I <sub>OUT</sub>	82.61
1	0	1	0	9.0/11.5 × V <sub>REF</sub> /3.04RE = I <sub>OUT</sub>	78.26
1	0	0	1	8.5/11.5 × V <sub>REF</sub> /3.04RE = I <sub>OUT</sub>	73.91
1	0	0	0	8.0/11.5 × V <sub>REF</sub> /3.04RE = I <sub>OUT</sub>	69.56
0	1	1	1	7.0/11.5 × V <sub>REF</sub> /3.04RE = I <sub>OUT</sub>	60.87
0	1	1	0	6.0/11.5 × V <sub>REF</sub> /3.04RE = I <sub>OUT</sub>	52.17
0	1	0	1	5.0/11.5 × V <sub>REF</sub> /3.04RE = I <sub>OUT</sub>	43.48
0	1	0	0	4.0/11.5 × V <sub>REF</sub> /3.04RE = I <sub>OUT</sub>	34.78
0	0	1	1	3.0/11.5 × V <sub>REF</sub> /3.04RE = I <sub>OUT</sub>	26.08
0	0	1	0	2.0/11.5 × V <sub>REF</sub> /3.04RE = I <sub>OUT</sub>	17.39

<sup>\*</sup> Current ratio (%) is the calculated set current value.

## **Current Decay Switching Truth Table**

Current decay mode	DECAY pin	MD pin	Output chopping
SLOW DECAY	Н	L	Upper-side chopping
FAST DECAY	L	L	Dual-side chopping
MIX DECAY	L	4V to 1.5V input	CR voltage > MD : dual-side chopping
		voltage setting	CR voltage < MD : upper-side chopping




## LB11847

## **Sequence Table**


		Phase A							Phase B			Phase	Phase	Phase	Phase			
No.	I <sub>A</sub> 4	I <sub>A</sub> 3	I <sub>A</sub> 2	I <sub>A</sub> 1	ENA1	PHA1	lout	I <sub>B</sub> 4	I <sub>B</sub> 3	I <sub>B</sub> 2	I <sub>B</sub> 1	ENA2	PHA2	lout	1-2	W1-2	2W1-2	4W1-2
0	1	1	1	1	0	0	100%	0	0	1	0	1	*	0%	0	0	0	0
1	1	1	1	1	0	0	100	0	0	1	0	0	0	17.39				0
2	1	1	1	1	0	0	100	0	0	1	1	0	0	26.08			0	0
3	1	1	1	0	0	0	95.65	0	1	0	0	0	0	34.78				0
4	1	1	0	1	0	0	91.30	0	1	0	1	0	0	43.48		0	0	0
5	1	1	0	0	0	0	86.95	0	1	1	0	0	0	52.17				0
6	1	0	1	1	0	0	82.61	0	1	1	1	0	0	60.87			0	0
7	1	0	1	0	0	0	78.26	1	0	0	0	0	0	69.56				0
8	1	0	0	1	0	0	73.91	1	0	0	1	0	0	73.91	0	0	0	0
9	1	0	0	0	0	0	69.56	1	0	1	0	0	0	78.26				0
10	0	1	1	1	0	0	60.87	1	0	1	1	0	0	82.61			0	0
11	0	1	1	0	0	0	52.17	1	1	0	0	0	0	86.95				0
12	0	1	0	1	0	0	43.48	1	1	0	1	0	0	91.30		0	0	0
13	0	1	0	0	0	0	34.78	1	1	1	0	0	0	95.65				0
14	0	0	1	1	0	0	26.08	1	1	1	1	0	0	100			0	0
15	0	0	1	0	0	0	17.39	1	1	1	1	0	0	100				0
16	0	0	0	1	1	*	0	1	1	1	1	0	0	100	0	0	0	0
17	0	0	1	0	0	1	17.39	1	1	1	1	0	0	100				0
18	0	0	1	1	0	1	26.08	1	1	1	1	0	0	100			0	0
19	0	1	0	0	0	1	34.78	1	1	1	0	0	0	95.65				0
20	0	1	0	1	0	1	43.48	1	1	0	1	0	0	91.30		0	0	0
21	0	1	1	0	0	1	52.17	1	1	0	0	0	0	86.95				0
22	0	1	1	1	0	1	60.87	1	0	1	1	0	0	82.61			0	0
23	1	0	0	0	0	1	69.56	1	0	1	0	0	0	78.26				0
24	1	0	0	1	0	1	73.91	1	0	0	1	0	0	73.91	0	0	0	0
25	1	0	1	0	0	1	78.26	1	0	0	0	0	0	69.56				0
26	1	0	1	1	0	1	82.61	0	1	1	1	0	0	60.87			0	0
27	1	1	0	0	0	1	86.95	0	1	1	0	0	0	52.17				0
28	1	1	0	1	0	1	91.30	0	1	0	1	0	0	43.48		0	0	0
29	1	1	1	0	0	1	95.65	0	1	0	0	0	0	34.78				0
30	1	1	1	1	0	1	100	0	0	1	1	0	0	26.08			0	0
31	1	1	1	1	0	1	100	0	0	1	0	0	0	17.39				0

<sup>\*:</sup> lout percentage (%) is the calculated setting value.

## **Switch Timing Chart during PWM Drive**



#### MIX DECAY



 $t_{\mbox{on}}$ : Output ON time  $t_{\mbox{off}}$ : Output OFF time

 $t_{m} \quad : FAST \ DECAY \ time \ in \ MIX \ DECAY \ mode$ 

t<sub>n</sub>: Noise cancelling time

#### MIX DECAY logic setting

DECAY pin: L

MD pin: 1.5V to 4.0V voltage setting


CR voltage and MD pin voltage are compared to select dual-side chopping

or upper-side chopping.


CR voltage > MD pin voltage: dual-side chopping CR voltage < MD pin voltage: top-side choppinng

#### **SLOW DECAY current path**


#### Regenerative current during upper-side transistor switching operation



#### **Current path in FAST DECAY mode**




## Composite Vectors of Set Current (1 step normalized to 90°)




No.	θ	Rotation angles	Composite vectors
0	θ0	0°	100.0
1	θ1	9.87°	101.5
2	θ2	14.6°	103.35
3	θ3	20.0°	101.78
4	θ4	25.5°	101.12
5	θ5	30.96°	101.4
6	θ6	36.38°	102.61
7	θ7	41.63°	104.7
8	θ8	45.0°	104.5
9	θ9	48.37°	104.7
10	θ10	53.62°	102.61
11	θ11	59.04°	101.4
12	θ12	64.5°	101.12
13	θ13	70.0°	101.78
14	θ14	75.4°	103.35
15	θ15	80.13°	101.5
16	θ16	90.0°	100.0

<sup>\*</sup> Rotation angle and composite spectrum are calculated values.

#### **Set Current Waveform Model**



#### **Sample Application Circuit**



#### **Notes on Usage**

#### 1. External diodes

Because this IC uses upper-side transistor switching in SLOW DECAY mode and dual-side transistor switching in FAST DECAY mode, it requires external diodes between the OUT pins and ground for the regenerative current during switching OFF. Use Schottky barrier diodes with low VF.

#### 2. V<sub>REF</sub> pin

Because the  $V_{REF}$  pin serves for input of the set current reference voltage, precautions against noise must be taken. The input voltage range is 0 to 3.0V.

#### 3. GND pin

The ground circuit for this IC must be designed so as to allow for high-current switching. Blocks where high current flows must use low-impedance patterns and must be removed from small-signal lines. Especially the ground connection for the sensing resistor RE at pin E, and the ground connection for the Schottky barrier diodes should be in close proximity to the IC ground.

The capacitors between  $V_{CC}$  and ground, and  $V_{BB}$  and ground should be placed close to the  $V_{CC}$  and  $V_{BB}$  pins, respectively.

#### 4. Simultaneous ON prevention function

This IC incorporates a circuit to prevent feedthrough current when phase switching. For reference, the output ON and OFF delay times at PHASE and ENABLE switching are given below.

Reference data \* typical value

		Sink side	Source side
PHASE switching	ON delay time	ON delay time 1.9μs	
$(Low \to High)$	OFF delay time	0.8μs	1.8µs
PHASE switching	ON delay time	1.4µs	1.7μs
$(High \to Low)$	OFF delay time	0.9μs	1.35µs
ENABLE switching	ON delay time	2.15µs	2.75µs
	OFF delay time	1.2μs	5.8µs

#### 5. Noise canceler

This IC has a noise canceling function to prevent malfunction due to noise spikes generated when switching ON. The noise cancel time  $t_n$  is determined by internal resistance of the CR pin and the constant of the externally connected CR components. The constant also determines the switching OFF time.

Figure 1 shows the internal configuration at the CR pin, and Figure 2 shows the CR pin constant setting range.

Equation when logic voltage  $V_{CC}$  = 5V CR pin voltage E1 =  $V_{CC} \cdot R/(R1+R2+R)$  [V] Noise cancel time  $t_n \approx (R1+R2) \cdot C \cdot ln \{(E1-1.5)/(E1-4.0)\}$  [s] Switching OFF time  $t_{Off} \approx -R \cdot C \cdot ln (1.5/E1)$  [s] Internal resistance at CR pin :  $R1 = lk\Omega$ ,  $R2 = 300\Omega$  (typ.)

\*The CR constant setting range in Figure 2 on page 16 is given for reference. It applies to a switching OFF time in the range from 8 to 100µs. The switching time can also be made higher than 100µs. However, a capacitor value of more than several thousand pF will result in longer noise canceling time, which can cause the output current to become higher than the set current. The longer switching OFF time results in higher output current ripple, causing a drop in average current and rotation efficiency. When keeping the switching OFF time within 100µs, it is recommended to stay within the CR constant range shown in Figure 2.

#### Internal configuration at CR pin




Figure 1

# Switching OFF Time and CR Setting Range ( $t_{off}$ time : approx. 8 to 100 $\mu$ s)





Figure 2



ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa