

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# ispMACH® 4000V/B/C/Z Family

3.3V/2.5V/1.8V In-System Programmable SuperFAST™ High Density PLDs

May 2009 Data Sheet DS1020

#### **Features**

### High Performance

- f<sub>MAX</sub> = 400MHz maximum operating frequency
- t<sub>PD</sub> = 2.5ns propagation delay
- Up to four global clock pins with programmable clock polarity control
- Up to 80 PTs per output

#### Ease of Design

- Enhanced macrocells with individual clock, reset, preset and clock enable controls
- Up to four global OE controls
- Individual local OE control per I/O pin
- Excellent First-Time-Fit<sup>™</sup> and refit
- Fast path, SpeedLocking<sup>™</sup> Path, and wide-PT path
- Wide input gating (36 input logic blocks) for fast counters, state machines and address decoders

### Zero Power (ispMACH 4000Z) and Low Power (ispMACH 4000V/B/C)

- Typical static current 10μA (4032Z)
- Typical static current 1.3mA (4000C)
- 1.8V core low dynamic power
- ispMACH 4000Z operational down to 1.6V V<sub>CC</sub>

#### Broad Device Offering

- Multiple temperature range support
  - Commercial: 0 to 90°C junction (T<sub>i</sub>)
  - Industrial: -40 to 105°C junction (T<sub>i</sub>)
  - Extended: -40 to 130°C junction (T<sub>i</sub>)
    - For AEC-Q100 compliant devices, refer to LA-ispMACH 4000V/Z Automotive Data Sheet

### ■ Easy System Integration

- Superior solution for power sensitive consumer applications
- Operation with 3.3V, 2.5V or 1.8V LVCMOS I/O
- Operation with 3.3V (4000V), 2.5V (4000B) or 1.8V (4000C/Z) supplies
- 5V tolerant I/O for LVCMOS 3.3, LVTTL, and PCI interfaces
- · Hot-socketing
- Open-drain capability
- Input pull-up, pull-down or bus-keeper
- Programmable output slew rate
- 3.3V PCI compatible
- IEEE 1149.1 boundary scan testable
- 3.3V/2.5V/1.8V In-System Programmable (ISP™) using IEEE 1532 compliant interface
- I/O pins with fast setup path
- · Lead-free package options

Table 1. ispMACH 4000V/B/C Family Selection Guide

	ispMACH 4032V/B/C	ispMACH 4064V/B/C	ispMACH 4128V/B/C	ispMACH 4256V/B/C	ispMACH 4384V/B/C	ispMACH 4512V/B/C
Macrocells	32	64	128	256	384	512
I/O + Dedicated Inputs	30+2/32+4	30+2/32+4/ 64+10	64+10/92+4/ 96+4	64+10/96+14/ 128+4/160+4	128+4/192+4	128+4/208+4
t <sub>PD</sub> (ns)	2.5	2.5	2.7	3.0	3.5	3.5
t <sub>S</sub> (ns)	1.8	1.8	1.8	2.0	2.0	2.0
t <sub>CO</sub> (ns)	2.2	2.2	2.7	2.7	2.7	2.7
f <sub>MAX</sub> (MHz)	400	400	333	322	322	322
Supply Voltages (V)	3.3/2.5/1.8V	3.3/2.5/1.8V	3.3/2.5/1.8V	3.3/2.5/1.8V	3.3/2.5/1.8V	3.3/2.5/1.8V
Pins/Package	44 TQFP 48 TQFP	44 TQFP 48 TQFP 100 TQFP	100 TQFP 128 TQFP 144 TQFP <sup>1</sup>	100 TQFP  144 TQFP <sup>1</sup> 176 TQFP 256 ftBGA <sup>2</sup> / fpBGA <sup>2,3</sup>	176 TQFP 256 ftBGA/ fpBGA <sup>3</sup>	176 TQFP 256 ftBGA/ fpBGA <sup>3</sup>

- 1. 3.3V (4000V) only.
- 2. 128-I/O and 160-I/O configurations.
- 3. Use 256 ftBGA package for all new designs. Refer to PCN#14A-07 for 256 fpBGA package discontinuance.

© 2009 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Table 2. ispMACH 4000Z Family Selection Guide

	ispMACH 4032ZC	ispMACH 4064ZC	ispMACH 4128ZC	ispMACH 4256ZC
Macrocells	32	64	128	256
I/O + Dedicated Inputs	32+4/32+4	32+4/32+12/ 64+10/64+10	64+10/96+4	64+10/96+6/ 128+4
t <sub>PD</sub> (ns)	3.5	3.7	4.2	4.5
t <sub>S</sub> (ns)	2.2	2.5	2.7	2.9
t <sub>CO</sub> (ns)	3.0	3.2	3.5	3.8
f <sub>MAX</sub> (MHz)	267	250	220	200
Supply Voltage (V)	1.8	1.8	1.8	1.8
Max. Standby Icc (μA)	20	25	35	55
Pins/Package	48 TQFP 56 csBGA	48 TQFP 56 csBGA 100 TQFP 132 csBGA	100 TQFP 132csBGA	100 TQFP 132 csBGA 176 TQFP

## ispMACH 4000 Introduction

The high performance ispMACH 4000 family from Lattice offers a SuperFAST CPLD solution. The family is a blend of Lattice's two most popular architectures: the ispLSI<sup>®</sup> 2000 and ispMACH 4A. Retaining the best of both families, the ispMACH 4000 architecture focuses on significant innovations to combine the highest performance with low power in a flexible CPLD family.

The ispMACH 4000 combines high speed and low power with the flexibility needed for ease of design. With its robust Global Routing Pool and Output Routing Pool, this family delivers excellent First-Time-Fit, timing predictability, routing, pin-out retention and density migration.


The ispMACH 4000 family offers densities ranging from 32 to 512 macrocells. There are multiple density-I/O combinations in Thin Quad Flat Pack (TQFP), Chip Scale BGA (csBGA) and Fine Pitch Thin BGA (ftBGA) packages ranging from 44 to 256 pins/balls. Table 1 shows the macrocell, package and I/O options, along with other key parameters.

The ispMACH 4000 family has enhanced system integration capabilities. It supports 3.3V (4000V), 2.5V (4000B) and 1.8V (4000C/Z) supply voltages and 3.3V, 2.5V and 1.8V interface voltages. Additionally, inputs can be safely driven up to 5.5V when an I/O bank is configured for 3.3V operation, making this family 5V tolerant. The ispMACH 4000 also offers enhanced I/O features such as slew rate control, PCI compatibility, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs and hot socketing. The ispMACH 4000 family members are 3.3V/ 2.5V/1.8V in-system programmable through the IEEE Standard 1532 interface. IEEE Standard 1149.1 boundary scan testing capability also allows product testing on automated test equipment. The 1532 interface signals TCK, TMS, TDI and TDO are referenced to  $V_{CC}$  (logic core).

#### Overview

The ispMACH 4000 devices consist of multiple 36-input, 16-macrocell Generic Logic Blocks (GLBs) interconnected by a Global Routing Pool (GRP). Output Routing Pools (ORPs) connect the GLBs to the I/O Blocks (IOBs), which contain multiple I/O cells. This architecture is shown in Figure 1.

Figure 1. Functional Block Diagram



The I/Os in the ispMACH 4000 are split into two banks. Each bank has a separate I/O power supply. Inputs can support a variety of standards independent of the chip or bank power supply. Outputs support the standards compatible with the power supply provided to the bank. Support for a variety of standards helps designers implement designs in mixed voltage environments. In addition, 5V tolerant inputs are specified within an I/O bank that is connected to  $V_{CCO}$  of 3.0V to 3.6V for LVCMOS 3.3, LVTTL and PCI interfaces.


## ispMACH 4000 Architecture

There are a total of two GLBs in the ispMACH 4032, increasing to 32 GLBs in the ispMACH 4512. Each GLB has 36 inputs. All GLB inputs come from the GRP and all outputs from the GLB are brought back into the GRP to be connected to the inputs of any other GLB on the device. Even if feedback signals return to the same GLB, they still must go through the GRP. This mechanism ensures that GLBs communicate with each other with consistent and predictable delays. The outputs from the GLB are also sent to the ORP. The ORP then sends them to the associated I/O cells in the I/O block.

## Generic Logic Block

The ispMACH 4000 GLB consists of a programmable AND array, logic allocator, 16 macrocells and a GLB clock generator. Macrocells are decoupled from the product terms through the logic allocator and the I/O pins are decoupled from macrocells through the ORP. Figure 2 illustrates the GLB.

Figure 2. Generic Logic Block




## **AND Array**

The programmable AND Array consists of 36 inputs and 83 output product terms. The 36 inputs from the GRP are used to form 72 lines in the AND Array (true and complement of the inputs). Each line in the array can be connected to any of the 83 output product terms via a wired-AND. Each of the 80 logic product terms feed the logic allocator with the remaining three control product terms feeding the Shared PT Clock, Shared PT Initialization and Shared PT OE. The Shared PT Clock and Shared PT Initialization signals can optionally be inverted before being fed to the macrocells.

Every set of five product terms from the 80 logic product terms forms a product term cluster starting with PT0. There is one product term cluster for every macrocell in the GLB. Figure 3 is a graphical representation of the AND Array.

Figure 3. AND Array



### **Enhanced Logic Allocator**


Within the logic allocator, product terms are allocated to macrocells in product term clusters. Each product term cluster is associated with a macrocell. The cluster size for the ispMACH 4000 family is 4+1 (total 5) product terms. The software automatically considers the availability and distribution of product term clusters as it fits the functions within a GLB. The logic allocator is designed to provide three speed paths: 5-PT fast bypass path, 20-PT Speed Locking path and an up to 80-PT path. The availability of these three paths lets designers trade timing variability for increased performance.

The enhanced Logic Allocator of the ispMACH 4000 family consists of the following blocks:

- Product Term Allocator
- Cluster Allocator
- Wide Steering Logic

Figure 4 shows a macrocell slice of the Logic Allocator. There are 16 such slices in the GLB.

Figure 4. Macrocell Slice



#### **Product Term Allocator**

The product term allocator assigns product terms from a cluster to either logic or control applications as required by the design being implemented. Product terms that are used as logic are steered into a 5-input OR gate associated with the cluster. Product terms that used for control are steered either to the macrocell or I/O cell associated with the cluster. Table 3 shows the available functions for each of the five product terms in the cluster. The OR gate output connects to the associated I/O cell, providing a fast path for narrow combinatorial functions, and to the logic allocator.

Table 3. Individual PT Steering

Product Term	Logic	Control
PT <i>n</i>	Logic PT	Single PT for XOR/OR
PT <i>n</i> +1	Logic PT	Individual Clock (PT Clock)
PT <i>n</i> +2	Logic PT	Individual Initialization or Individual Clock Enable (PT Initialization/CE)
PT <i>n</i> +3	Logic PT	Individual Initialization (PT Initialization)
PT <i>n</i> +4	Logic PT	Individual OE (PTOE)

#### **Cluster Allocator**

The cluster allocator allows clusters to be steered to neighboring macrocells, thus allowing the creation of functions with more product terms. Table 4 shows which clusters can be steered to which macrocells. Used in this manner, the cluster allocator can be used to form functions of up to 20 product terms. Additionally, the cluster allocator accepts inputs from the wide steering logic. Using these inputs, functions up to 80 product terms can be created.

Table 4. Available Clusters for Each Macrocell

Macrocell		Available	Clusters	
MO	_	C0	C1	C2
M1	C0	C1	C2	C3
M2	C1	C2	C3	C4
M3	C2	C3	C4	C5
M4	C3	C4	C5	C6
M5	C4	C5	C6	C7
M6	C5	C6	C7	C8
M7	C6	C7	C8	C9
M8	C7	C8	C9	C10
M9	C8	C9	C10	C11
M10	C9	C10	C11	C12
M11	C10	C11	C12	C13
M12	C11	C12	C13	C14
M13	C12	C13	C14	C15
M14	C13	C14	C15	_
M15	C14	C15	_	_

### Wide Steering Logic

The wide steering logic allows the output of the cluster allocator n to be connected to the input of the cluster allocator n+4. Thus, cluster chains can be formed with up to 80 product terms, supporting wide product term functions and allowing performance to be increased through a single GLB implementation. Table 5 shows the product term chains.

Table 5. Product Term Expansion Capability


Expansion Chains	Macrocells Associated with Expansion Chain (with Wrap Around)	Max PT/ Macrocell
Chain-0	M0 M4 M8 M12 M0	75
Chain-1	M1 M5 M9 M13 M1	80
Chain-2	M2 M6 M10 M14 M2	75
Chain-3	M3 M7 M11 M15 M3	70

Every time the super cluster allocator is used, there is an incremental delay of t<sub>EXP</sub>. When the super cluster allocator is used, all destinations other than the one being steered to, are given the value of ground (i.e., if the super cluster is steered to M (n+4), then M (n) is ground).

#### Macrocell

The 16 macrocells in the GLB are driven by the 16 outputs from the logic allocator. Each macrocell contains a programmable XOR gate, a programmable register/latch, along with routing for the logic and control functions. Figure 5 shows a graphical representation of the macrocell. The macrocells feed the ORP and GRP. A direct input from the I/O cell allows designers to use the macrocell to construct high-speed input registers. A programmable delay in this path allows designers to choose between the fastest possible set-up time and zero hold time.

Figure 5. Macrocell



## **Enhanced Clock Multiplexer**

The clock input to the flip-flop can select any of the four block clocks along with the shared PT clock, and true and complement forms of the optional individual term clock. An 8:1 multiplexer structure is used to select the clock. The eight sources for the clock multiplexer are as follows:

- Block CLK0
- Block CLK1

- Block CLK2
- Block CLK3
- PT Clock
- PT Clock Inverted
- Shared PT Clock
- Ground

## **Clock Enable Multiplexer**

Each macrocell has a 4:1 clock enable multiplexer. This allows the clock enable signal to be selected from the following four sources:

- PT Initialization/CE
- PT Initialization/CE Inverted
- Shared PT Clock
- Logic High

#### **Initialization Control**


The ispMACH 4000 family architecture accommodates both block-level and macrocell-level set and reset capability. There is one block-level initialization term that is distributed to all macrocell registers in a GLB. At the macrocell level, two product terms can be "stolen" from the cluster associated with a macrocell to be used for set/reset functionality. A reset/preset swapping feature in each macrocell allows for reset and preset to be exchanged, providing flexibility.

Note that the reset/preset swapping selection feature affects power-up reset as well. All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the block-level initialization, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the block-level initialization or is not configured for set/reset, then that macrocell will RESET on power-up. To guarantee initialization values, the  $V_{CC}$  rise must be monotonic, and the clock must be inactive until the reset delay time has elapsed.

#### **GLB Clock Generator**

Each ispMACH 4000 device has up to four clock pins that are also routed to the GRP to be used as inputs. These pins drive a clock generator in each GLB, as shown in Figure 6. The clock generator provides four clock signals that can be used anywhere in the GLB. These four GLB clock signals can consist of a number of combinations of the true and complement edges of the global clock signals.

Figure 6. GLB Clock Generator




### **Output Routing Pool (ORP)**

The Output Routing Pool allows macrocell outputs to be connected to any of several I/O cells within an I/O block. This provides greater flexibility in determining the pinout and allows design changes to occur without affecting the pinout. The output routing pool also provides a parallel capability for routing macrocell-level OE product terms. This allows the OE product term to follow the macrocell output as it is switched between I/O cells. Additionally, the output routing pool allows the macrocell output or true and complement forms of the 5-PT bypass signal to bypass the output routing multiplexers and feed the I/O cell directly. The enhanced ORP of the ispMACH 4000 family consists of the following elements:

- · Output Routing Multiplexers
- OE Routing Multiplexers
- Output Routing Pool Bypass Multiplexers

Figure 7 shows the structure of the ORP from the I/O cell perspective. This is referred to as an ORP slice. Each ORP has as many ORP slices as there are I/O cells in the corresponding I/O block.

Figure 7. ORP Slice



### **Output Routing Multiplexers**

The details of connections between the macrocells and the I/O cells vary across devices and within a device dependent on the maximum number of I/Os available. Tables 5-9 provide the connection details.

Table 6. ORP Combinations for I/O Blocks with 8 I/Os

I/O Cell	Available Macrocells
I/O 0	M0, M1, M2, M3, M4, M5, M6, M7
I/O 1	M2, M3, M4, M5, M6, M7, M8, M9
I/O 2	M4, M5, M6, M7, M8, M9, M10, M11
I/O 3	M6, M7, M8, M9, M10, M11, M12, M13
I/O 4	M8, M9, M10, M11, M12, M13, M14, M15
I/O 5	M10, M11, M12, M13, M14, M15, M0, M1
I/O 6	M12, M13, M14, M15, M0, M1, M2, M3
I/O 7	M14, M15, M0, M1, M2, M3, M4, M5

Table 7. ORP Combinations for I/O Blocks with 16 I/Os

I/O Cell	Available Macrocells
I/O 0	M0, M1, M2, M3, M4, M5, M6, M7
I/O 1	M1, M2, M3, M4, M5, M6, M7, M8
I/O 2	M2, M3, M4, M5, M6, M7, M8, M9
I/O 3	M3, M4, M5, M6, M7, M8, M9, M10
I/O 4	M4, M5, M6, M7, M8, M9, M10, M11
I/O 5	M5, M6, M7, M8, M9, M10, M11, M12
I/O 6	M6, M7, M8, M9, M10, M11, M12, M13
I/O 7	M7, M8, M9, M10, M11, M12, M13, M14
I/O 8	M8, M9, M10, M11, M12, M13, M14, M15
I/O 9	M9, M10, M11, M12, M13, M14, M15, M0
I/O 10	M10, M11, M12, M13, M14, M15, M0, M1
I/O 11	M11, M12, M13, M14, M15, M0, M1, M2
I/O 12	M12, M13, M14, M15, M0, M1, M2, M3
I/O 13	M13, M14, M15, M0, M1, M2, M3, M4
I/O 14	M14, M15, M0, M1, M2, M3, M4, M5
I/O 15	M15, M0, M1, M2, M3, M4, M5, M6

### Table 8. ORP Combinations for I/O Blocks with 4 I/Os

I/O Cell	Available Macrocells
I/O 0	M0, M1, M2, M3, M4, M5, M6, M7
I/O 1	M4, M5, M6, M7, M8, M9, M10, M11
I/O 2	M8, M9, M10, M11, M12, M13, M14, M15
I/O 3	M12, M13, M14, M15, M0, M1, M2, M3

## Table 9. ORP Combinations for I/O Blocks with 10 I/Os

I/O Cell	Available Macrocells
I/O 0	M0, M1, M2, M3, M4, M5, M6, M7
I/O 1	M2, M3, M4, M5, M6, M7, M8, M9
I/O 2	M4, M5, M6, M7, M8, M9, M10, M11
I/O 3	M6, M7, M8, M9, M10, M11, M12, M13
I/O 4	M8, M9, M10, M11, M12, M13, M14, M15
I/O 5	M10, M11, M12, M13, M14, M15, M0, M1
I/O 6	M12, M13, M14, M15, M0, M1, M2, M3
I/O 7	M14, M15, M0, M1, M2, M3, M4, M5
I/O 8	M2, M3, M4, M5, M6, M7, M8, M9
I/O 9	M10, M11, M12, M13, M14, M15, M0, M1

Table 10. ORP Combinations for I/O Blocks with 12 I/Os

I/O Cell	Available Macrocells
I/O 0	M0, M1, M2, M3, M4, M5, M6, M7
I/O 1	M1, M2, M3, M4, M5, M6, M7, M8
I/O 2	M2, M3, M4, M5, M6, M7, M8, M9
I/O 3	M4, M5, M6, M7, M8, M9, M10, M11
I/O 4	M5, M6, M7, M8, M9, M10, M11, M12
I/O 5	M6, M7, M8, M9, M10, M11, M12, M13
I/O 6	M8, M9, M10, M11, M12, M13, M14, M15
I/O 7	M9, M10, M11, M12, M13, M14, M15, M0
I/O 8	M10, M11, M12, M13, M14, M15, M0, M1
I/O 9	M12, M13, M14, M15, M0, M1, M2, M3
I/O 10	M13, M14, M15, M0, M1, M2, M3, M4
I/O 11	M14, M15, M0, M1, M2, M3, M4, M5

## **ORP Bypass and Fast Output Multiplexers**

The ORP bypass and fast-path output multiplexer is a 4:1 multiplexer and allows the 5-PT fast path to bypass the ORP and be connected directly to the pin with either the regular output or the inverted output. This multiplexer also allows the register output to bypass the ORP to achieve faster t<sub>CO</sub>.


## **Output Enable Routing Multiplexers**

The OE Routing Pool provides the corresponding local output enable (OE) product term to the I/O cell.

### I/O Cell

The I/O cell contains the following programmable elements: output buffer, input buffer, OE multiplexer and bus maintenance circuitry. Figure 8 details the I/O cell.

Figure 8. I/O Cell



Each output supports a variety of output standards dependent on the  $V_{CCO}$  supplied to its I/O bank. Outputs can also be configured for open drain operation. Each input can be programmed to support a variety of standards, independent of the  $V_{CCO}$  supplied to its I/O bank. The I/O standards supported are:

- LVTTL
- LVCMOS 1.8
- LVCMOS 3.3
- 3.3V PCI Compatible
- LVCMOS 2.5

All of the I/Os and dedicated inputs have the capability to provide a bus-keeper latch, Pull-up Resistor or Pull-down Resistor. A fourth option is to provide none of these. The selection is done on a global basis. The default in both hardware and software is such that when the device is erased or if the user does not specify, the input structure is configured to be a Pull-up Resistor.

Each ispMACH 4000 device I/O has an individually programmable output slew rate control bit. Each output can be individually configured for fast slew or slow slew. The typical edge rate difference between fast and slow slew setting is 20%. For high-speed designs with long, unterminated traces, the slow-slew rate will introduce fewer reflections, less noise and keep ground bounce to a minimum. For designs with short traces or well terminated lines, the fast slew rate can be used to achieve the highest speed.

### **Global OE Generation**

Most ispMACH 4000 family devices have a 4-bit wide Global OE Bus, except the ispMACH 4032 device that has a 2-bit wide Global OE Bus. This bus is derived from a 4-bit internal global OE PT bus and two dual purpose I/O or GOE pins. Each signal that drives the bus can optionally be inverted.

Each GLB has a block-level OE PT that connects to all bits of the Global OE PT bus with four fuses. Hence, for a 256-macrocell device (with 16 blocks), each line of the bus is driven from 16 OE product terms. Figures 9 and 10 show a graphical representation of the global OE generation.

Figure 9. Global OE Generation for All Devices Except ispMACH 4032





Figure 10. Global OE Generation for ispMACH 4032



## **Zero Power/Low Power and Power Management**

The ispMACH 4000 family is designed with high speed low power design techniques to offer both high speed and low power. With an advanced E² low power cell and non sense-amplifier design approach (full CMOS logic approach), the ispMACH 4000 family offers SuperFAST pin-to-pin speeds, while simultaneously delivering low standby power without needing any "turbo bits" or other power management schemes associated with a traditional sense-amplifier approach.

The zero power ispMACH 4000Z is based on the 1.8V ispMACH 4000C family. With innovative circuit design changes, the ispMACH 4000Z family is able to achieve the industry's "lowest static power".

## **IEEE 1149.1-Compliant Boundary Scan Testability**

All ispMACH 4000 devices have boundary scan cells and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic notes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more board-level testing. The test access port operates with an LVCMOS interface that corresponds to the power supply voltage.

## I/O Quick Configuration

To facilitate the most efficient board test, the physical nature of the I/O cells must be set before running any continuity tests. As these tests are fast, by nature, the overhead and time that is required for configuration of the I/Os' physical nature should be minimal so that board test time is minimized. The ispMACH 4000 family of devices allows this by offering the user the ability to quickly configure the physical nature of the I/O cells. This quick configuration takes milliseconds to complete, whereas it takes seconds for the entire device to be programmed. Lattice's ispVM<sup>®</sup> System programming software can either perform the quick configuration through the PC parallel port, or can generate the ATE or test vectors necessary for a third-party test system.

## **IEEE 1532-Compliant In-System Programming**

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality and the ability to make in-field modifications. All ispMACH 4000 devices provide In-System Programming (ISP™) capability through the Boundary Scan Test Access Port. This capability has been implemented in a manner that ensures that the port remains complaint to the IEEE 1149.1 standard. By using IEEE 1149.1 as the communication interface through which ISP is achieved, users get the benefit of a standard, well-defined interface. All ispMACH 4000 devices are also compliant with the IEEE 1532 standard.

The ispMACH 4000 devices can be programmed across the commercial temperature and voltage range. The PC-based Lattice software facilitates in-system programming of ispMACH 4000 devices. The software takes the JEDEC file output produced by the design implementation software, along with information about the scan chain, and creates a set of vectors used to drive the scan chain. The software can use these vectors to drive a scan chain via the parallel port of a PC. Alternatively, the software can output files in formats understood by common automated test equipment. This equipment can then be used to program ispMACH 4000 devices during the testing of a circuit board.

## **User Electronic Signature**

The User Electronic Signature (UES) allows the designer to include identification bits or serial numbers inside the device, stored in E<sup>2</sup>CMOS memory. The ispMACH 4000 device contains 32 UES bits that can be configured by the user to store unique data such as ID codes, revision numbers or inventory control codes.

## **Security Bit**

A programmable security bit is provided on the ispMACH 4000 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.

## **Hot Socketing**

The ispMACH 4000 devices are well-suited for applications that require hot socketing capability. Hot socketing a device requires that the device, during power-up and down, can tolerate active signals on the I/Os and inputs without being damaged. Additionally, it requires that the effects of I/O pin loading be minimal on active signals. The isp-MACH 4000 devices provide this capability for input voltages in the range 0V to 3.0V.

## **Density Migration**

The ispMACH 4000 family has been designed to ensure that different density devices in the same package have the same pin-out. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is possible to shift a lower utilization design targeted for a high density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

# Absolute Maximum Ratings<sup>1, 2, 3</sup>

	ispMACH 4000C/Z (1.8V)	ispMACH 4000B (2.5V)	ispMACH 4000V (3.3V)
Supply Voltage (V <sub>CC</sub> )	0.5 to 2.5V	0.5 to 5.5V	0.5 to 5.5V
Output Supply Voltage (V <sub>CCO</sub> )	0.5 to 4.5V	0.5 to 4.5V	0.5 to 4.5V
Input or I/O Tristate Voltage Applied <sup>4, 5</sup>	0.5 to 5.5V	0.5 to 5.5V	0.5 to 5.5V
Storage Temperature	65 to 150°C	65 to 150°C	65 to 150°C
Junction Temperature (T <sub>i</sub> ) with Power Applied	d55 to 150°C	55 to 150°C	55 to 150°C

- Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional
  operation of the device at these or any other conditions above those indicated in the operational sections of this specification
  is not implied.
- 2. Compliance with Lattice Thermal Management document is required.
- 3. All voltages referenced to GND.
- 4. Undershoot of -2V and overshoot of (V<sub>IH</sub> (MAX) + 2V), up to a total pin voltage of 6.0V, is permitted for a duration of < 20ns.
- 5. Maximum of 64 I/Os per device with VIN > 3.6V is allowed.

## **Recommended Operating Conditions**

Symbol	Parameter			Max.	Units
	Supply Voltage for 1.8V Devices	ispMACH 4000C	1.65	1.95	V
		ispMACH 4000Z	1.7	1.9	V
V <sub>CC</sub>		ispMACH 4000Z, Extended Functional Voltage Operation	1.61, 2	1.9	V
	Supply Voltage for 2.5V Devices			2.7	V
	Supply Voltage for 3.3V Devices			3.6	V
	Junction Temperature (Commercial)		0	90	С
Tj	Junction Temperature (Industrial)		-40	105	С
	Junction Temperature (Extended)		-40	130	С

<sup>1.</sup> Devices operating at 1.6V can expect performance degradation up to 35%.

## **Erase Reprogram Specifications**

Parameter	Min.	Max.	Units
Erase/Reprogram Cycle	1,000	_	Cycles

Note: Valid over commercial temperature range.

## Hot Socketing Characteristics 1,2,3

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
l	Input or I/O Leakage Current	$0 \le V_{IN} \le 3.0V$ , $Tj = 105$ °C	_	±30	±150	μΑ
IDK	liput of 1/O Leakage Outlett	$0 \le V_{IN} \le 3.0V$ , Tj = 130°C	_	±30	±200	μΑ

<sup>1.</sup> Insensitive to sequence of  $V_{CC}$  or  $V_{CCO}$ . However, assumes monotonic rise/fall rates for  $V_{CC}$  and  $V_{CCO}$ , provided  $(V_{IN} - V_{CCO}) \le 3.6V$ .

<sup>2.</sup> Applicable for devices with 2004 date codes and later. Contact factory for ordering instructions.

<sup>2.</sup>  $0 < V_{CC} < V_{CC}$  (MAX),  $0 < V_{CCO} < V_{CCO}$  (MAX).

<sup>3.</sup>  $I_{DK}$  is additive to  $I_{PU}$ ,  $I_{PD}$  or  $I_{BH}$ . Device defaults to pull-up until fuse circuitry is active.

# I/O Recommended Operating Conditions

	V <sub>CCC</sub>	<sub>O</sub> (V) <sup>1</sup>
Standard	Min.	Max.
LVTTL	3.0	3.6
LVCMOS 3.3	3.0	3.6
Extended LVCMOS 3.3 <sup>2</sup>	2.7	3.6
LVCMOS 2.5	2.3	2.7
LVCMOS 1.8	1.65	1.95
PCI 3.3	3.0	3.6

<sup>1.</sup> Typical values for  $\ensuremath{V_{\text{CCO}}}$  are the average of the min. and max. values.

## **DC Electrical Characteristics**

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
I <sub>IL</sub> , I <sub>IH</sub> <sup>1, 4</sup>	Input Leakage Current (ispMACH 4000Z)	$0 \le V_{IN} < V_{CCO}$	_	0.5	1	μΑ
I <sub>IH</sub> <sup>1</sup>	Input High Leakage Current (isp- MACH 4000Z)	$V_{CCO} < V_{IN} \le 5.5V$	_		10	μΑ
I <sub>IL</sub> , I <sub>IH</sub> <sup>1</sup>	Input Leakage Current (ispMACH	$0 \le V_{IN} \le 3.6V, T_j = 105^{\circ}C$	_	_	10	μΑ
'IL', 'IH	4000V/B/C)	$0 \le V_{IN} \le 3.6V, T_j = 130^{\circ}C$	_	_	15	μΑ
I <sub>IH</sub> <sup>1,2</sup>	Input High Leakage Current (isp-	$3.6V < V_{IN} \le 5.5V$ , $T_j = 105^{\circ}C$ $3.0V \le V_{CCO} \le 3.6V$	_		20	μΑ
l'IH ´	MACH 4000V/B/C)	$3.6V < V_{IN} \le 5.5V$ , $T_j = 130^{\circ}C$ $3.0V \le V_{CCO} \le 3.6V$	_	1	50	μΑ
I	I/O Weak Pull-up Resistor Current (ispMACH 4000Z)	$0 \le V_{IN} \le 0.7 V_{CCO}$	-30		-150	μΑ
I <sub>PU</sub>	I/O Weak Pull-up Resistor Current (ispMACH 4000V/B/C)	$0 \le V_{IN} \le 0.7 V_{CCO}$	-30	_	-200	μΑ
I <sub>PD</sub>	I/O Weak Pull-down Resistor Current	$V_{IL}$ (MAX) $\leq V_{IN} \leq V_{IH}$ (MIN)	30	_	150	μΑ
I <sub>BHLS</sub>	Bus Hold Low Sustaining Current	$V_{IN} = V_{IL} (MAX)$	30	_	_	μΑ
I <sub>BHHS</sub>	Bus Hold High Sustaining Current	$V_{IN} = 0.7 V_{CCO}$	-30	_	_	μΑ
I <sub>BHLO</sub>	Bus Hold Low Overdrive Current	$0V \le V_{IN} \le V_{BHT}$	_	_	150	μΑ
I <sub>BHHO</sub>	Bus Hold High Overdrive Current	$V_{BHT} \le V_{IN} \le V_{CCO}$	_	_	-150	μΑ
$V_{BHT}$	Bus Hold Trip Points	_	V <sub>CCO</sub> * 0.35	_	V <sub>CCO</sub> * 0.65	V
C <sub>1</sub>	I/O Capacitance <sup>3</sup>	V <sub>CCO</sub> = 3.3V, 2.5V, 1.8V	_	8	_	pf
01	1/O Capacitance	$V_{CC} = 1.8V$ , $V_{IO} = 0$ to $V_{IH}$ (MAX)	_	U	_	ы
C <sub>2</sub>	Clock Capacitance <sup>3</sup>	V <sub>CCO</sub> = 3.3V, 2.5V, 1.8V	_	6	_	pf
O <sub>2</sub> Clock Capacitatice		$V_{CC} = 1.8V$ , $V_{IO} = 0$ to $V_{IH}$ (MAX)				Ρı
C <sub>3</sub>	Global Input Capacitance <sup>3</sup>	V <sub>CCO</sub> = 3.3V, 2.5V, 1.8V	_	6	_	pf
<u> </u>	Giosai inpat Sapasitarios	$V_{CC} = 1.8V$ , $V_{IO} = 0$ to $V_{IH}$ (MAX)	_	,	_	ρı

<sup>1.</sup> Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tristated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

<sup>2.</sup> ispMACH 4000Z only.

<sup>2. 5</sup>V tolerant inputs and I/O should only be placed in banks where 3.0V  $\leq$  V  $_{CCO} \leq$  3.6V.

<sup>3.</sup>  $T_A = 25^{\circ}C$ , f = 1.0MHz

<sup>4.</sup> I<sub>II</sub> excursions of up to 1.5μA maximum per pin above the spec limit may be observed for certain voltage conditions on no more than 10% of the device's I/O pins.

# Supply Current, ispMACH 4000V/B/C

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
ispMACH 4	032V/B/C	•		.1		W.
		Vcc = 3.3V		11.8	_	mA
ICC <sup>1,2,3</sup>	Operating Power Supply Current	Vcc = 2.5V	_	11.8	_	mA
		Vcc = 1.8V	_	1.8	_	mA
		Vcc = 3.3V	_	11.3	_	mA
ICC⁴	Standby Power Supply Current	Vcc = 2.5V	_	11.3	_	mA
		Vcc = 1.8V	_	1.3	_	mA
ispMACH 4	064V/B/C	<b>-</b>				1
		Vcc = 3.3V	_	12	_	mA
ICC <sup>1,2,3</sup>	Operating Power Supply Current	Vcc = 2.5V	_	12	_	mA
		Vcc = 1.8V	_	2	_	mA
		Vcc = 3.3V	_	11.5	_	mA
ICC⁵	Standby Power Supply Current	Vcc = 2.5V	_	11.5	_	mA
		Vcc = 1.8V	_	1.5	_	mA
ispMACH 4	128V/B/C			1	1	I
		Vcc = 3.3V	_	12	_	mA
ICC <sup>1,2,3</sup>	Operating Power Supply Current	Vcc = 2.5V	_	12	_	mA
		Vcc = 1.8V	_	2	_	mA
		Vcc = 3.3V	_	11.5	_	mA
ICC⁴	Standby Power Supply Current	Vcc = 2.5V	_	11.5	_	mA
		Vcc = 1.8V	<u> </u>	1.5	_	mA
ispMACH 4	256V/B/C			1	1	I
-		Vcc = 3.3V		12.5	_	mA
I <sub>CC</sub> <sup>1,2,3</sup>	Operating Power Supply Current	Vcc = 2.5V	<u> </u>	12.5	_	mA
		Vcc = 1.8V	<u> </u>	2.5	_	mA
		Vcc = 3.3V	_	12	_	mA
I <sub>CC</sub> ⁴	Standby Power Supply Current	Vcc = 2.5V	_	12	_	mA
		Vcc = 1.8V	_	2	_	mA
ispMACH 4	384V/B/C					1
		Vcc = 3.3V		13.5	_	mA
I <sub>CC</sub> <sup>1,2,3</sup>	Operating Power Supply Current	Vcc = 2.5V	_	13.5	_	mA
		Vcc = 1.8V	<u> </u>	3.5	_	mA
		Vcc = 3.3V	<del> </del>	12.5	_	mA
I <sub>CC</sub> ⁴	Standby Power Supply Current	Vcc = 2.5V	<del> </del>	12.5	_	mA
		Vcc = 1.8V	<del> </del>	2.5	_	mA
ispMACH 4	512V/B/C	l		1	1	1
•		Vcc = 3.3V		14	_	mA
I <sub>CC</sub> <sup>1,2,3</sup>	Operating Power Supply Current	Vcc = 2.5V	<u> </u>	14	_	mA
	,	Vcc = 1.8V	<del> </del>	4	_	mA

# Supply Current, ispMACH 4000V/B/C (Cont.)

## **Over Recommended Operating Conditions**

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
I <sub>CC</sub> <sup>4</sup>	Standby Power Supply Current	Vcc = 3.3V	_	13	_	mA
		Vcc = 2.5V	_	13	_	mA
		Vcc = 1.8V	_	3	_	mA

- 1.  $T_A = 25$ °C, frequency = 1.0 MHz.
- 2. Device configured with 16-bit counters.
- 3.  $\rm I_{CC}$  varies with specific device configuration and operating frequency.
- 4.  $T_A = 25^{\circ}C$

# Supply Current, ispMACH 4000Z

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
ispMACH 4	1032ZC	,		I		
		$Vcc = 1.8V, T_A = 25^{\circ}C$	_	50	_	μΑ
ICC <sup>1, 2, 3, 5</sup>	Operating Power Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	_	58	_	μΑ
100	Operating Fower Supply Current	$Vcc = 1.9V, T_A = 85^{\circ}C$	_	60	_	μΑ
		Vcc = 1.9V, T <sub>A</sub> = 125°C	_	70	_	μΑ
		Vcc = 1.8V, T <sub>A</sub> = 25°C	_	10	_	μΑ
ICC <sup>4, 5</sup>	Standby Power Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	_	13	20	μΑ
100 /	Standby Fower Supply Current	$Vcc = 1.9V, T_A = 85^{\circ}C$	_	15	25	μΑ
		Vcc = 1.9V, T <sub>A</sub> = 125°C	_	22	_	μΑ
ispMACH 4	1064ZC	<u> </u>	•		,	
		Vcc = 1.8V, T <sub>A</sub> = 25°C	_	80	_	μΑ
ICC <sup>1, 2, 3, 5</sup>	Operating Power Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	_	89	_	μΑ
100	Operating Fower Supply Surrent	$Vcc = 1.9V, T_A = 85^{\circ}C$	_	92	_	μΑ
		Vcc = 1.9V, T <sub>A</sub> = 125°C	_	109	_	μΑ
		Vcc = 1.8V, T <sub>A</sub> = 25°C	_	11	_	μΑ
ICC <sup>4, 5</sup>	Standby Power Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	_	15	25	μΑ
100	Standby Fower Supply Current	$Vcc = 1.9V, T_A = 85^{\circ}C$	_	18	35	μΑ
		Vcc = 1.9V, T <sub>A</sub> = 125°C	_	37	_	μΑ
ispMACH 4	1128ZC			•		
		Vcc = 1.8V, T <sub>A</sub> = 25°C	_	168	_	μΑ
ICC <sup>1, 2, 3, 5</sup>	Operating Power Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	_	190	_	μΑ
100	Operating Fower Supply Current	$Vcc = 1.9V, T_A = 85^{\circ}C$	_	195	_	μΑ
		Vcc = 1.9V, T <sub>A</sub> = 125°C	_	212	_	μΑ
		Vcc = 1.8V, T <sub>A</sub> = 25°C	_	12	_	μΑ
ICC <sup>4, 5</sup>	Standby Power Supply Current	Vcc = 1.9V, T <sub>A</sub> = 70°C	_	16	35	μΑ
100		Vcc = 1.9V, T <sub>A</sub> = 85°C	_	19	50	μΑ
		Vcc = 1.9V, T <sub>A</sub> = 125°C	_	42	_	μΑ

# Supply Current, ispMACH 4000Z (Cont.)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
ispMACH 4	1256ZC		u.			.1
		Vcc = 1.8V, T <sub>A</sub> = 25°C	_	341	_	μΑ
ICC <sup>1, 2, 3, 5</sup>	Operating Power Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	_	361	_	μΑ
	Operating Fower Supply Guiterit	$Vcc = 1.9V, T_A = 85^{\circ}C$	_	372	_	μΑ
		Vcc = 1.9V, T <sub>A</sub> = 125°C		468	_	μΑ
		Vcc = 1.8V, T <sub>A</sub> = 25°C	_	13	_	μΑ
ICC <sup>4, 5</sup>	Standby Power Supply Current	Vcc = 1.9V, T <sub>A</sub> = 70°C	_	32	55	μΑ
100 %	Standby I ower Supply Current	Vcc = 1.9V, T <sub>A</sub> = 85°C	_	43	90	μΑ
		Vcc = 1.9V, T <sub>A</sub> = 125°C		135	_	μΑ

T<sub>A</sub> = 25°C, frequency = 1.0 MHz.
 Device configured with 16-bit counters.

<sup>3.</sup>  $\rm I_{CC}$  varies with specific device configuration and operating frequency.


<sup>4.</sup>  $V_{CCO}$  = 3.6V,  $V_{IN}$  = 0V or  $V_{CCO}$ , bus maintenance turned off.  $V_{IN}$  above  $V_{CCO}$  will add transient current above the specified standby  $I_{CC}$ .


<sup>5.</sup> Includes V<sub>CCO</sub> current without output loading.


## I/O DC Electrical Characteristics

		V <sub>IL</sub>	V <sub>IH</sub>		V <sub>OL</sub>	V <sub>OH</sub>	l <sub>OL</sub> <sup>1</sup>	I <sub>OH</sub> <sup>1</sup>	
Standard	Min (V)	Max (V)	Min (V)	Max (V)	Max (V)	Min (V)	(mA)	(mA)	
LVTTL	-0.3	0.80	2.0	5.5	0.40	V <sub>CCO</sub> - 0.40	8.0	-4.0	
LVIIL	-0.5	0.00	2.0	0.0	0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1	
LVCMOS 3.3	-0.3	0.80	2.0	5.5	0.40	V <sub>CCO</sub> - 0.40	8.0	-4.0	
LV 01V100 0.0	0.0	0.00	2.0	5.5	0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1	
LVCMOS 2.5	-0.3	0.70	1.70	3.6	0.40	V <sub>CCO</sub> - 0.40	8.0	-4.0	
LV OIVIOU Z.J	-0.3	0.70	1.70	0.0	0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1	
LVCMOS 1.8	-0.3	0.63	1.17	3.6	0.40	V <sub>CCO</sub> - 0.45	2.0	-2.0	
(4000V/B)	-0.5	0.00	1.17	0.0	0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1	
LVCMOS 1.8	-0.3	0.35 * V <sub>CC</sub>	0.65 * V <sub>CC</sub>	3.6	0.40	V <sub>CCO</sub> - 0.45	2.0	-2.0	
(4000C/Z)	-0.5	0.00 VCC	0.03 VCC	0.0	0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1	
PCI 3.3 (4000V/B)	-0.3	1.08	1.5	5.5	0.1 V <sub>CCO</sub>	0.9 V <sub>CCO</sub>	1.5	-0.5	
PCI 3.3 (4000C/Z)	-0.3	0.3 * 3.3 * (V <sub>CC</sub> / 1.8)	0.5 * 3.3 * (V <sub>CC</sub> / 1.8)	5.5	0.1 V <sub>CCO</sub>	0.9 V <sub>CCO</sub>	1.5	-0.5	

The average DC current drawn by I/Os between adjacent bank GND connections, or between the last GND in an I/O bank and the end of the I/O bank, as shown in the logic signals connection table, shall not exceed n\*8mA. Where n is the number of I/Os between bank GND connections or between the last GND in a bank and the end of a bank.







Timing v.3.2

# ispMACH 4000V/B/C External Switching Characteristics

		-2	25	-2	27		3	-35		
Parameter	Description <sup>1, 2, 3</sup>	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>PD</sub>	5-PT bypass combinatorial propagation delay	_	2.5	_	2.7	_	3.0	_	3.5	ns
t <sub>PD_MC</sub>	20-PT combinatorial propagation delay through macrocell		3.2	_	3.5		3.8	_	4.2	ns
t <sub>S</sub>	GLB register setup time before clock	1.8	_	1.8	_	2.0	_	2.0	_	ns
t <sub>ST</sub>	GLB register setup time before clock with T-type register	2.0	_	2.0	_	2.2	_	2.2	_	ns
t <sub>SIR</sub>	GLB register setup time before clock, input register path	0.7	_	1.0	_	1.0	_	1.0	_	ns
t <sub>SIRZ</sub>	GLB register setup time before clock with zero hold	1.7	_	2.0	_	2.0	_	2.0	_	ns
t <sub>H</sub>	GLB register hold time after clock	0.0		0.0	_	0.0	_	0.0	_	ns
t <sub>HT</sub>	GLB register hold time after clock with T-type register	0.0	_	0.0	_	0.0	_	0.0	_	ns
t <sub>HIR</sub>	GLB register hold time after clock, input register path	0.9	_	1.0	_	1.0	_	1.0	_	ns
t <sub>HIRZ</sub>	GLB register hold time after clock, input register path with zero hold	0.0	_	0.0	_	0.0	_	0.0	_	ns
t <sub>CO</sub>	GLB register clock-to-output delay	_	2.2	_	2.7	_	2.7	_	2.7	ns
t <sub>R</sub>	External reset pin to output delay		3.5	_	4.0	_	4.4	_	4.5	ns
t <sub>RW</sub>	External reset pulse duration	1.5		1.5		1.5		1.5	-	ns
t <sub>PTOE/DIS</sub>	Input to output local product term output enable/disable	_	4.0	_	4.5	_	5.0	_	5.5	ns
t <sub>GPTOE/DIS</sub>	Input to output global product term output enable/disable	-	5.0	_	6.5	_	8.0	_	8.0	ns
t <sub>GOE/DIS</sub>	Global OE input to output enable/disable		3.0	_	3.5	_	4.0	_	4.5	ns
t <sub>CW</sub>	Global clock width, high or low	1.1	_	1.3	_	1.3	_	1.3	_	ns
t <sub>GW</sub>	Global gate width low (for low transparent) or high (for high transparent)	1.1	_	1.3	_	1.3	_	1.3	_	ns
t <sub>WIR</sub>	Input register clock width, high or low	1.1	_	1.3	_	1.3	_	1.3	_	ns
f <sub>MAX</sub> <sup>4</sup>	Clock frequency with internal feedback		400		333		322	_	322	MHz
f <sub>MAX</sub> (Ext.)	Clock frequency with external feedback, $[1/(t_S + t_{CO})]$	1	250	_	222	_	212	_	212	MHz

<sup>1.</sup> Timing numbers are based on default LVCMOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards.

<sup>2.</sup> Measured using standard switching circuit, assuming GRP loading of 1 and 1 output switching.

<sup>3.</sup> Pulse widths and clock widths less than minimum will cause unknown behavior.

<sup>4.</sup> Standard 16-bit counter using GRP feedback.

# ispMACH 4000V/B/C External Switching Characteristics (Cont.)

## **Over Recommended Operating Conditions**

		-	5	-7	75	-10		
Parameter	Description <sup>1, 2, 3</sup>	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>PD</sub>	5-PT bypass combinatorial propagation delay	_	5.0	_	7.5	_	10.0	ns
t <sub>PD_MC</sub>	20-PT combinatorial propagation delay through macrocell	_	5.5		8.0		10.5	ns
t <sub>S</sub>	GLB register setup time before clock	3.0	_	4.5	_	5.5	_	ns
t <sub>ST</sub>	GLB register setup time before clock with T-type register	3.2		4.7	—	5.5	—	ns
t <sub>SIR</sub>	GLB register setup time before clock, input register path	1.2		1.7	—	1.7	—	ns
t <sub>SIRZ</sub>	GLB register setup time before clock with zero hold	2.2	_	2.7	_	2.7	_	ns
t <sub>H</sub>	GLB register hold time after clock	0.0	_	0.0	_	0.0	_	ns
t <sub>HT</sub>	GLB register hold time after clock with T-type register	0.0	_	0.0	_	0.0	_	ns
t <sub>HIR</sub>	GLB register hold time after clock, input register path	1.0	_	1.0	_	1.0	_	ns
t <sub>HIRZ</sub>	GLB register hold time after clock, input register path with zero hold	0.0	_	0.0	_	0.0	_	ns
t <sub>CO</sub>	GLB register clock-to-output delay	_	3.4	_	4.5	_	6.0	ns
t <sub>R</sub>	External reset pin to output delay	_	6.3	_	9.0	_	10.5	ns
t <sub>RW</sub>	External reset pulse duration	2.0		4.0	—	4.0	—	ns
t <sub>PTOE/DIS</sub>	Input to output local product term output enable/disable	_	7.0	_	9.0	_	10.5	ns
t <sub>GPTOE/DIS</sub>	Input to output global product term output enable/disable	_	9.0	_	10.3	_	12.0	ns
t <sub>GOE/DIS</sub>	Global OE input to output enable/disable	—	5.0	—	7.0	—	8.0	ns
t <sub>CW</sub>	Global clock width, high or low	2.2		2.8	—	4.0	—	ns
t <sub>GW</sub>	Global gate width low (for low transparent) or high (for high transparent)	2.2	_	2.8	_	4.0	_	ns
t <sub>WIR</sub>	Input register clock width, high or low	2.2	_	2.8	_	4.0		ns
f <sub>MAX</sub> <sup>4</sup>	Clock frequency with internal feedback	_	227	_	168	_	125	MHz
f <sub>MAX</sub> (Ext.)	Clock frequency with external feedback, [1/ (t <sub>S</sub> + t <sub>CO</sub> )]	_	156	_	111	_	86	MHz

<sup>1.</sup> Timing numbers are based on default LVCMOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards.

Timing v.3.2

<sup>2.</sup> Measured using standard switching circuit, assuming GRP loading of 1 and 1 output switching.

<sup>3.</sup> Pulse widths and clock widths less than minimum will cause unknown behavior.

<sup>4.</sup> Standard 16-bit counter using GRP feedback.

# ispMACH 4000Z External Switching Characteristics

## **Over Recommended Operating Conditions**

			35	-3	37	-42		
Parameter	Description <sup>1, 2, 3</sup>	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>PD</sub>	5-PT bypass combinatorial propagation delay	_	3.5	_	3.7	_	4.2	ns
t <sub>PD_MC</sub>	20-PT combinatorial propagation delay through macrocell	_	4.4	_	4.7	_	5.7	ns
t <sub>S</sub>	GLB register setup time before clock	2.2	_	2.5		2.7	_	ns
t <sub>ST</sub>	GLB register setup time before clock with T-type register	2.4	_	2.7	_	2.9	_	ns
t <sub>SIR</sub>	GLB register setup time before clock, input register path	1.0	_	1.1	_	1.3	_	ns
t <sub>SIRZ</sub>	GLB register setup time before clock with zero hold	2.0	_	2.1	_	2.6	_	ns
t <sub>H</sub>	GLB register hold time after clock	0.0	_	0.0	_	0.0	_	ns
t <sub>HT</sub>	GLB register hold time after clock with T-type register	0.0	_	0.0	_	0.0	_	ns
t <sub>HIR</sub>	GLB register hold time after clock, input register path	1.0	_	1.0	_	1.3	_	ns
t <sub>HIRZ</sub>	GLB register hold time after clock, input register path with zero hold	0.0	_	0.0	_	0.0	_	ns
t <sub>CO</sub>	GLB register clock-to-output delay	_	3.0	_	3.2	_	3.5	ns
t <sub>R</sub>	External reset pin to output delay	_	5.0	_	6.0	_	7.3	ns
t <sub>RW</sub>	External reset pulse duration	1.5	_	1.7	—	2.0	_	ns
t <sub>PTOE/DIS</sub>	Input to output local product term output enable/disable	_	7.0	_	8.0	_	8.0	ns
t <sub>GPTOE/DIS</sub>	Input to output global product term output enable/disable	_	6.5	_	7.0	_	8.0	ns
t <sub>GOE/DIS</sub>	Global OE input to output enable/disable	_	4.5	_	4.5	_	4.8	ns
t <sub>CW</sub>	Global clock width, high or low	1.0	_	1.5	_	1.8	_	ns
t <sub>GW</sub>	Global gate width low (for low transparent) or high (for high transparent)	1.0	_	1.5	_	1.8	_	ns
t <sub>WIR</sub>	Input register clock width, high or low	1.0	_	1.5	_	1.8	_	ns
f <sub>MAX</sub> <sup>4</sup>	Clock frequency with internal feedback	_	267	_	250	_	220	MHz
f <sub>MAX</sub> (Ext.)	clock frequency with external feedback, $[1 / (t_S + t_{CO})]$	_	192	_	175	_	161	MHz

<sup>1.</sup> Timing numbers are based on default LVCMOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards.

Timing v.2.2

<sup>2.</sup> Measured using standard switching GRP loading of 1 and 1 output switching.

<sup>3.</sup> Pulse widths and clock widths less than minimum will cause unknown behavior.

<sup>4.</sup> Standard 16-bit counter using GRP feedback.

# ispMACH 4000Z External Switching Characteristics (Cont.)

## **Over Recommended Operating Conditions**

		-45		-5		-75		
Parameter	Description <sup>1, 2, 3</sup>	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>PD</sub>	5-PT bypass combinatorial propagation delay	_	4.5	_	5.0	_	7.5	ns
t <sub>PD_MC</sub>	20-PT combinatorial propagation delay through macrocell	_	5.8	_	6.0	_	8.0	ns
t <sub>S</sub>	GLB register setup time before clock	2.9	_	3.0	_	4.5	_	ns
t <sub>ST</sub>	GLB register setup time before clock with T-type register	3.1	_	3.2	_	4.7	_	ns
t <sub>SIR</sub>	GLB register setup time before clock, input register path	1.3	_	1.3	_	1.4	_	ns
t <sub>SIRZ</sub>	GLB register setup time before clock with zero hold	2.6	_	2.6	_	2.7	_	ns
t <sub>H</sub>	GLB register hold time after clock	0.0	_	0.0	_	0.0	_	ns
t <sub>HT</sub>	GLB register hold time after clock with T-type register	0.0	_	0.0	_	0.0	_	ns
t <sub>HIR</sub>	GLB register hold time after clock, input register path	1.3	_	1.3	_	1.3	_	ns
t <sub>HIRZ</sub>	GLB register hold time after clock, input register path with zero hold	0.0	_	0.0	_	0.0	_	ns
t <sub>CO</sub>	GLB register clock-to-output delay		3.8	_	4.2	_	4.5	ns
t <sub>R</sub>	External reset pin to output delay		7.5		7.5		9.0	ns
t <sub>RW</sub>	External reset pulse duration	2.0	_	2.0		4.0	_	ns
t <sub>PTOE/DIS</sub>	Input to output local product term output enable/disable	_	8.2	_	8.5	_	9.0	ns
t <sub>GPTOE/DIS</sub>	Input to output global product term output enable/disable	_	10.0	_	10.0	_	10.5	ns
t <sub>GOE/DIS</sub>	Global OE input to output enable/disable	_	5.5	_	6.0	_	7.0	ns
t <sub>CW</sub>	Global clock width, high or low	1.8	_	2.0	_	2.8	_	ns
t <sub>GW</sub>	Global gate width low (for low transparent) or high (for high transparent)	1.8	_	2.0	_	2.8	_	ns
t <sub>WIR</sub>	Input register clock width, high or low	1.8	_	2.0		2.8	_	ns
f <sub>MAX</sub> <sup>4</sup>	Clock frequency with internal feedback	_	200	_	200	_	168	MHz
f <sub>MAX</sub> (Ext.)	clock frequency with external feedback, [1 / (t <sub>S</sub> + t <sub>CO</sub> )]		150		139	_	111	MHz

<sup>1.</sup> Timing numbers are based on default LVCMOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards.

Timing v.2.2

<sup>2.</sup> Measured using standard switching GRP loading of 1 and 1 output switching.

<sup>3.</sup> Pulse widths and clock widths less than minimum will cause unknown behavior.

<sup>4.</sup> Standard 16-bit counter using GRP feedback.