imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



1/8 to 1/16 Duty Dot Matrix LCD **Controller Driver**



www.onsemi.com

Overview

The LC450210PCH is the 1/8 to 1/16 duty dot matrix LCD controller driver. By controlling this driver with a microcontroller, it is used in applications such as character display and simple graphic display etc. This driver can drive a LCD panel of up to 3,200 dots (16×16 dot font: 1-line display of up to 12 digits and 128 segments, 5×7 dot font: 2-line display of up to 40 digits). The operating temperature range is from -40 to $+105^{\circ}$ C.

Features

1. Selectable duty ratio by serial data: 1/8 duty to 1/16 duty

$1/8$ duty: $8 \times 200 = 1,600$ dots	$1/11$ duty: $11 \times 200 = 2,200$ dots	$1/14$ duty: $14 \times 200 = 2,800$ dots
$1/9$ duty: $9 \times 200 = 1,800$ dots	$1/12$ duty: $12 \times 200 = 2,400$ dots	$1/15$ duty: $15 \times 200 = 3,000$ dots
$1/10$ duty: $10 \times 200 = 2,000$ dots	$1/13$ duty: $13 \times 200 = 2,600$ dots	$1/16$ duty: $16 \times 200 = 3,200$ dots

- 2. Selectable LCD bias voltage ratio by serial data: 1/4 bias or 1/5 bias
- 3. Selectable inversion drive of LCD drive waveform by serial data: line inversion or frame inversion
- 4. Adjustable frame frequency of common and segment output waveforms and clock frequency of voltage booster by serial data, for preventing interference with the frequency of the backlight.
- 5. Selectable operation modes by serial data: power-saving mode (maintains display data),

the state of display (ON, all ON, all OFF, all forced OFF)

- 6. Built-in oscillator circuit (built-in resistor and capacitor for oscillation)
- 7. Selectable fundamental clock operating modes by serial data: internal oscillator operating mode or external clock operating mode
- 8. Input of serial data supports CCB* format (for 5 V and 3 V)
- 9. Selectable voltage range of power supply for logic block by setting REGE pad

(VDD): +4.5 V to +5.5 V (5 V power supply (REGE = VDD))

- +2.7 V to +3.6 V (3 V power supply (REGE = VSS))
- 10. Built-in quadruple and quintuple voltage booster with discharge function Base voltage of boosting (VBTI2): +3.2 V (Typ.)
 - (5 V power supply (REGE = VDD)) $(V_{BTI} = V_{BTI} = V_{ETI})$: +2.7 V to $V_{DD}[V]$ (3 V power supply (REGE = VSS))
- 11. Power supply for LCD driver block (V_{LCD}): +16.0 V (Typ.) $(V_{DD} = 5 V, Quintuple voltage booster is used.)$ $(V_{DD} = 3.3 \text{ V}, \text{Quintuple voltage booster is used.})$
 - +16.5 V +4.5 V to +16.5 V (range with external power supply)

12. Built-in contrast adjuster

LCD drive bias voltage (V_{LCD0}): +4.65 V to +13.5 V (Typ.) (V_{DD} = 5 V, Quintuple voltage booster is used.)

- +4.65 V to +14.1 V $(V_{DD} = 3.3 V, Quintuple voltage booster is used.)$ +4.65 V to +14.1 V
 - $(V_{LCD} = 16.5 V \text{ with external power supply})$
- 13. The initialization of this driver and the prevention of an unintended display are controllable by setting $\overline{\text{RES}}$ pad.

14. Wide range of operating temperature: -40 to +105°C

15. CMOS process and chip with Au bumps

* Computer Control Bus (CCB) is an ON Semiconductor's original bus format and the bus addresses are controlled by ON Semiconductor.

ORDERING INFORMATION

See detailed ordering and shipping information on page 53 of this data sheet.

Specifications Absolute Maximum Ratings at Ta = 25°C, V_{SS} = 0 V

Parameter	Symbol	Conditions	Ratings	Uni
		VDD, REGE = VDD	–0.3 to +6.0	
Supply voltage	V _{DD} max	VDD, REGE = VSS	-0.3 to +4.2	V
	V _{LCD} max	VLCD (Note.1)	-0.3 to +17.0	1
		CE, CL, DI, RES, TSIN1 to TSIN4, OSCI	-0.3 to +4.2	
	V _{IN} 1	CE, CL, DI, $\overline{\text{RES}}$, TSIN1 to TSIN4, OSCI, Supply more than 2.7 V to V _{DD} before V _{IN} 1 is input.	-0.3 to +6.0	
Input voltage	V _{IN} 2	VBTI1	–0.3 to V _{DD} +0.3	V
	V _{IN} 3	REGE	-0.3 to +6.0]
	V _{IN} 4	VLCD5 (Note.1)	–0.3 to V _{LCD} +0.3	1
	VOUT1	VLCD	–0.3 to V _{LCD} +0.3	
	V _{OUT} 2	S1 to S200, COM1 to COM16	–0.3 to V _{LCD} +0.3	
Output voltage	V _{OUT} 3	CP12N, CP34N, VLOGIC, TSOUT1 to TSOUT3, TSO, $V_{DD} \leq 3.9V$ (REGE=VSS)	–0.3 to V _{DD} +0.3	V
		CP12N, CP34N, VLOGIC, TSOUT1 to TSOUT3, TSO, V _{DD} > 3.9V (REGE=VDD)	-0.3 to +4.2	
	VINOUT1	CP1P, CP2P, CP3P, CP4P	–0.3 to V _{LCD} +0.3	
	VINOUT2	VLCD0, VLCD1, VLCD2, VLCD3, VLCD4 (Note.1)	–0.3 to V _{LCD} +0.3	1
Input / Output voltage	VINOUT ³	VBTI2, V _{BTI} 1 ≤ 3.9 V (REGE = VSS)	–0.3 to V _{BTI} 1+0.3	v
		VBTI2, V _{BTI} 1 > 3.9 V (REGE = VDD)	-0.3 to +4.2	
	IOUT1	VLCD	8	
Output current	I _{OUT} 2	S1 to S200	0.3	m/
	IOUT3	COM1 to COM16	1	
Operating temperature	Topr		-40 to +105	°C
Storage temperature	Tstg		–55 to +125	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed,

damage may occur and reliability may be affected.

Parameter	Symbol	Conditions			Ratings		Uni
	Cymbol			Min.	Тур.	Max.	0.11
	V _{DD}	VDD, REGE = VDD		4.5		5.5	
Supply voltage	UU•	VDD, REGE = VSS		2.7		3.6	V
	V _{LCD}	VLCD, When VLCD is supplied from the	e outside.	4.5		16.5	
	V _{BTI} 1	VBTI1, V _{DD} = 4.5 V to 5.5 V (REGE = V Quadruple/Quintuple voltage bo		4.5		V _{DD}	V
Input base voltage for voltage booster)/2	VBTI1, VBTI2 (VBTI1 = VBTI2), V _{DD} = 2.7 V to 3.6 V (REGE = V Quadruple voltage booster is us		2.7		V _{DD} (≤ 3.6)	V
	V _{BTI} 2	VBTI1, VBTI2 (VBTI1 = VBTI2), V _{DD} = 2.7 V to 3.3 V (REGE = V Quintuple voltage booster is use	/SS),	2.7		V _{DD} (≤ 3.3)	V
	V _{LCD} 0	VLCD0, Contrast adjuster is not used.		4.5 (Note. 1)	(Note. 1)	V _{LCD} (Note. 1)	V
Input voltage for LCD drive bias voltage generator	V _{LCD} 1 V _{LCD} 2 V _{LCD} 3 V _{LCD} 4	VLCD1, VLCD2, VLCD3, VLCD4 LCD drive bias voltage generato			(Note.1)		V
	V _{LCD} 5	VLCD5			0 (Note.1)		V
	V/	CE, CL, DI, RES , OSCI V _{DD} = 4.5 V to 5.5 V (REGE = V	/DD)	0.5V _{DD}		5.5	
Input High-level voltage	V _{IH} 1	CE, CL, DI, <u>RES</u> , OSCI V _{DD} = 2.7 V to 3.6 V (REGE = V	/SS)	0.8V _{DD}		3.6	V
	V _{IH} 2	REGE		0.8V _{DD}		5.5	
		CE, CL, DI, $\overline{\text{RES}}$, TSIN1 to TSIN V _{DD} = 4.5 V to 5.5 V (REGE = V		0		0.2V _{DD}	
Input Low-level voltage	V _{IL} 1	CE, CL, DI, RES, TSIN1 to TSIN VDD = 2.7 V to 3.6 V (REGE = V		0		0.2V _{DD}	V
	V _{IL} 2	REGE		0		0.2V _{DD}	
External clock input frequency	fCK	OSCI, External clock operating mode	Fig.1]	100	300	600	kH
External clock duty	DCK	OSCI, External clock operating mode	Fig.1]	30	50	70	%
Data setup time	tds	CL, DI	Fig.2], [Fig.3]	160			ns
Data hold time	tdh	CL, DI	Fig.2], [Fig.3]	160			ns
CE wait time	tcp	CE, CL	Fig.2], [Fig.3]	160			ns
CE setup time	tcs	CE, CL	Fig.2], [Fig.3]	160			ns
CE hold time	tch	CE, CL	Fig.2], [Fig.3]	160			ns
High-level clock pulse width	t∳H	CL	Fig.2], [Fig.3]	160			ns
Low-level clock pulse width	tφL	CL	Fig.2], [Fig.3]	160			ns
Rise time	tr	CE, CL, DI	Fig.2], [Fig.3]		160		ns
Fall time	tf	CE, CL, DI	Fig.2], [Fig.3]		160		ns
Reset pulse minimum width	twres	RES	Fig.5] to [Fig.8]	1.0			ms

(Note.1) Follow a condition of $V_{LCD} \ge V_{LCD} 0 > V_{LCD} 1 > V_{LCD} 2 > V_{LCD} 3 > V_{LCD} 4 > V_{LCD} 5$.

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Electrical Characteristics in the Allowable Operating Ranges

Parameter	Symbol	PAD	Conditions		Ratings		Unit
	Cynlool	שרי י		Min.	Тур.	Max.	Jint
		CE, CL, DI,	V _{DD} = 4.5 V to 5.5 V (REGE = VDD)		0.03V _{DD}		
Hysteresis	VH	RES, OSCI	V _{DD} = 2.7 V to 3.6 V (REGE = VSS)		0.05V _{DD}		V
						5.0	
		CE, CL, DI,	V _I = 3.6 V			5.0	
Input High-level	IIH1	RES, OSCI	$V_{\rm I} = 5.5 V$,			5.0	μA
current			Supply more than 2.7 V to V _{DD} before V _I is input.				
	I _{IH} 2	REGE	V _I = 5.5 V			5.0	
		CE, CL, DI,					
Input Low-level current	I _{IL} 1	RES, TSIN1 to TSIN4,	$V_{I} = 0 V$	-5.0			μA
current		REGE, OSCI					
			V _{DD} = 5.5 V, V _{BTI} 1 = 5.5 V, REGE = VDD,				
			Quadruple voltage booster is used.				
			Contrast adjuster is used.		0.050	4 400	
			LCD drive bias voltage generator is used.		2,050	4,100	
			Common and segment outputs are open.				
	IBTI1	VBTI1	display on (normal display)				
	вп	VBIII	V _{DD} = 5.5 V, V _{BTI} 1 = 5.5 V, REGE = VDD,				
			Quintuple voltage booster is used.				
			Contrast adjuster is used.		2,550	5,100	
			LCD drive bias voltage generator is used.				
			Common and segment outputs are open. display on (normal display)				
Input current for			$V_{DD} = 3.6 \text{ V}, \text{ V}_{BTI} 1 = \text{ V}_{BTI} 2 = 3.6 \text{ V},$				ł
voltage booster			REGE = VSS,				μA
0			Quadruple voltage booster is used.				
			Contrast adjuster is used.		2,000	4,000	
			LCD drive bias voltage generator is used.				
			Common and segment outputs are open.				
	IBTI2	VBTI2	display on (normal display)				
	·B11–	V D H Z	V _{DD} = 3.3 V, V _{BTI} 1 = V _{BTI} 2 = 3.3 V,				
			REGE = VSS,				
			Quintuple voltage booster is used. Contrast adjuster is used.		2,500	5,000	
			LCD drive bias voltage generator is used.		2,300	3,000	
			Common and segment outputs are open.				
			display on (normal display)				
ON-resistance of			V_{LCD} = 4.5 V (with external supply),				
segment driver	R _{ONS}	S1 to S200	$V_{LCD}0 = 4.5 V$ (with external input),			20	kΩ
output	0110		V_{LCD} 1 to V_{LCD} 5 = 1/5 bias (with external input)				
ON-resistance of			$V_{I,CD} = 4.5 V$ (with external supply),				
common driver	RONC	COM1 to COM16	$V_{\rm I CD}$ = 4.5 V (with external supply), V _{I CD} 0 = 4.5 V (with external input),			20	kΩ
output	ONC		V_{LCD} 1 to V_{LCD} 5 = 1/5 bias (with external input)				
•			V _{BTI} 1 = 4.5 V to 5.5 V (REGE = VDD)				
			Voltage booster is used.				
	V _{BTI} 2	VBTI2	Contrast adjuster is not used.	3.09	3.2	3.3	
	511		LCD drive bias voltage generator is not used.				
			No-load.				
			Quadruple voltage booster is used.				
Output voltage			Contrast adjuster is not used.	(V _{BTI} 2×4)	V _{BTI} 2×4	(V _{BTI} 2×4)	V
			LCD drive bias voltage generator is not used.	-0.4	· D =···	+0.4	
	V _{LCD}	VLCD	No-load.				
	200		Quintuple voltage booster is used.				
			Contrast adjuster is not used.	(V _{BTI} 2×5)	V _{BTI} 2×5	16.5	
			LCD drive bias voltage generator is not used. No-load.	-0.4			
Oscillator		Internal clock	No load.				
	fosc		Internal oscillator operating mode	210	300	390	kHz


Continued on next page.

Continued from preceding page.


Descenter	Ourseland.	DAD	0		Ratings		1.1
Parameter	Symbol	PAD	Conditions	Min.	Тур.	Max.	Unit
			<power-saving mode=""> V_{DD} = 3.6 V (REGE = VSS), communication inactive, Input level is V_{SS} or V_{DD}.</power-saving>			15	
	I _{DD} 1	VDD	< Power-saving mode > V _{DD} = 5.5 V (REGE = VDD), communication inactive, Input level is V _{SS} or V _{DD} .		50	120	
Power current		~	<normal mode=""> V_{DD} = 3.6 V (REGE = VSS), display on (normal display), internal oscillator operating mode, communication inactive, Input level is V_{SS} or V_{DD}.</normal>		100	500	μΑ
	IDD2	VDD	< Normal mode > V _{DD} = 5.5 V (REGE = VDD), display on (normal display), internal oscillator operating mode, communication inactive, Input level is V _{SS} or V _{DD} .		150	600	
	ILCD	VLCD	< Normal mode > V _{LCD} = 16.5 V (with external supply), display on (normal display), Voltage booster is not used. Contrast adjuster is used. LCD drive bias voltage generator is used. Common and segment outputs are open.		500	1,000	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


(1) Clock timing of OSCI pad in the external clock operating mode




(2) When CL is stopped at the low level



(3) When CL is stopped at the high level



Block Diagram



Pad Functions

Pad Name	Pad No.	Function	Active	I/O	Handling when unused
VDD	231 to 234	This is a power supply for logic block. REGE = VDD: Supply a voltage from 4.5 V to 5.5 V to VDD. REGE = VSS: Supply a voltage from 2.7 V to 3.6 V to VDD. In addition, make sure to connect a capacitor between VDD and VSS.	-	-	-
VSS	226 to 229, 235 to 243	Make sure to connect VSS to ground.	-	-	-
VLOGIC	216	This is a monitor of a regulator output for logic power supply. Do not use VLOGIC with an external circuit.	-	0	OPEN
REGE	230	This is an input for controlling the regulator of logic power supply and the regulator of voltage booster. Depending on specification of power supply, make sure to connect REGE to VDD or VSS. REGE = VDD: 5 V Power supply is used. The regulator of logic power supply runs. The regulator of voltage booster runs. REGE = VSS: 3 V Power supply is used. The regulator of logic power supply stops. The regulator of voltage booster stops.	-	I	-
S1 to 200	2 to 201	These are segment driver outputs.	-	0	OPEN
COM1 to 8, COM9 to16	313 to 320, 210 to 203	These are common driver outputs.	-	0	OPEN
VBTI1	244 to 248	This is an input for a base voltage for voltage booster. <u>< When voltage booster is used ></u> Make sure to connect a capacitor between VBTI1 and VSS. REGE = VDD: Input the voltage from 4.5 V to V _{DD} [V] to VBTI1. REGE = VSS: Connect VBTI1 to VBTI2, and Input the voltage from 2.7 V to V _{DD} [V] to VBTI1. (When quadruple booster is used : V _{BTI} 1 ≤ 3.6 V, When quintuple booster is used : V _{BTI} 1 ≤ 3.3 V) <u>< When voltage booster is not used ></u> Make sure to open VBTI1.	-	I	OPEN
VBTI2	249 to 253	This is an input-output for a base voltage for voltage booster. <u>< When voltage booster is used ></u> Make sure to connect a capacitor between VBTI2 and VSS. REGE = VDD: VBTI2 outputs a base voltage for voltage booster. REGE = VSS: Connect VBTI1 to VBTI2, and Input the voltage from 2.7 V to V _{DD} [V] to VBTI1. (When quadruple booster is used : V _{BTI} 1 ≤ 3.6 V, When quintuple booster is used : V _{BTI} 1 ≤ 3.3 V) <u>< When voltage booster is not used ></u> Make sure to open VBTI2.	-	I/O	OPEN
CP1P, CP12N, CP2P, CP3P, CP34N, CP34N,	254 to 257, 258 to 264, 265 to 268, 269 to 272, 273 to 279, 280 to 283	These are Input-outputs for voltage booster. <u>< When quadruple voltage booster is used ></u> Make sure to connect a capacitor between CP1P(+) and CP12N(-). Make sure to connect a capacitor between CP3P(+) and CP12N(-). Make sure to connect a capacitor between CP3P(+) and CP34N(-). Make sure to connect CP4P and VLCD. <u>< When quintuple voltage booster is used ></u> Make sure to connect a capacitor between CP1P(+) and CP12N(-). Make sure to connect a capacitor between CP2P(+) and CP12N(-). Make sure to connect a capacitor between CP3P(+) and CP12N(-). Make sure to connect a capacitor between CP3P(+) and CP34N(-). <u>< When voltage booster is not used ></u> Make sure to connect a capacitor between CP4P(+) and CP34N(-). <u>< When voltage booster is not used ></u> Make sure to open CP1P, CP12N, CP2P, CP3P, CP34N and CP4P.	-	I/O	OPEN

Continued on next page.

Continued from preceding page.

Pad Name	Pad No.	Function	Active	I/O	Handling when unused
VLCD	284 to 289	This is a power supply for LCD driver block. Make sure to connect a capacitor between VLCD and VSS. <u>< When voltage booster is used ></u> (i) When quadruple booster is used: VLCD outputs the booster voltage (V _{BTI} 2 × 4). (ii) When quintuple booster is used: VLCD outputs the booster voltage (V _{BTI} 2 × 5). <u>< When voltage booster is not used ></u> Supply a voltage from 4.5 V to 16.5 V to VLCD. When contrast adjuster is used, follow a condition of V _{LCD} ≥ V _{LCD} 0 + 2.4 V.	-	I/O	-
VLCD0	290 to 294	This is an input-output for the LCD drive bias voltage (High level). Make sure to connect a capacitor between VLCD0 and VLCD5. $\frac{< \text{When contrast adjuster is used }>}{\text{VLCD0 outputs the LCD drive bias voltage (High level) set by "Set of display contrast" instruction (CT0 to CT5).}{\text{Follow a condition of VLCD0 \leq \text{VLCD} - 2.4 \text{ V.}}\frac{< \text{When contrast adjuster is not used }>}{\text{Input the LCD drive bias voltage (High level) to VLCD0 from the outside, and follow a condition of VLCD1 < \text{VLCD0} \leq \text{VLCD}.$	-	I/O	OPEN
VLCD1	306 to 308	This is an input-output for the LCD drive bias voltage (3/4 level, 4/5 level). Make sure to connect a capacitor between VLCD1 and VLCD5. $\leq When LCD drive bias voltage generator is used >$ (i) When 1/4 bias is used: VLCD1 outputs the LCD drive bias voltage (3/4 × V _{LCD} 0). (ii) When 1/5 bias is used: VLCD1 outputs the LCD drive bias voltage (4/5 × V _{LCD} 0). $\leq When LCD drive bias voltage generator is not used >$ (i) When 1/4 bias is used: Input the LCD drive bias voltage (3/4 × V _{LCD} 0) to VLCD1 from the outside, and follow a condition of V _{LCD} 2 < V _{LCD} 1 $< V_{LCD}0.$ (ii) When 1/5 bias is used: Input the LCD drive bias voltage (4/5 × V _{LCD} 0) to VLCD1 from the outside, and follow a condition of V _{LCD} 2 < V _{LCD} 1 $< V_{LCD}0.$ (ii) When 1/5 bias is used: Input the LCD drive bias voltage (4/5 × V _{LCD} 0) to VLCD1 from the outside, and follow a condition of V _{LCD} 2 < V _{LCD} 1 $< V_{LCD}0.$	-	I/O	OPEN
VLCD2	300 to 302	This is an input-output for the LCD drive bias voltage (2/4 level, 3/5 level). Make sure to connect a capacitor between VLCD2 and VLCD5. $\leq When LCD drive bias voltage generator is used >$ (i) When 1/4 bias is used: VLCD2 outputs the LCD drive bias voltage (2/4 × V _{LCD} 0). (ii) When 1/5 bias is used: VLCD2 outputs the LCD drive bias voltage (3/5 × V _{LCD} 0). $\leq When LCD drive bias voltage generator is not used >$ (i) When 1/5 bias is used: Input the LCD drive bias voltage (2/4 × V _{LCD} 0) to VLCD2 from the outside, and follow a condition of V _{LCD} 4 < V _{LCD} 2 < VLCD1. (ii) When 1/5 bias is used: Input the LCD drive bias voltage (3/5 × V _{LCD} 0) to VLCD2 from the outside, and follow a condition of V _{LCD} 3 < V _{LCD} 2 < VLCD1.	-	I/O	OPEN
VLCD3	303 to 305	This is an input-output for the LCD drive bias voltage (2/5 level). < When LCD drive bias voltage generator is used > (i) When 1/4 bias is used: Make sure to open VLCD3. (ii) When 1/5 bias is used: VLCD3 outputs the LCD drive bias voltage (2/5 × V _{LCD} 0). Make sure to connect a capacitor between VLCD3 and VLCD5. < When LCD drive bias voltage generator is not used > (i) When 1/4 bias is used: Make sure to open VLCD3. (ii) When 1/4 bias is used: Make sure to open VLCD3. (ii) When 1/5 bias is used: Make sure to connect a capacitor between VLCD3 and VLCD5. Input the LCD drive bias voltage (2/5 × V _{LCD} 0) to VLCD3 from the outside, and follow a condition of V _{LCD} 4 < V _{LCD} 3 < V _{LCD} 2.	-	I/O	OPEN

Continued on next page.

Continued from preceding page.

Pad Name	Pad No.	Function	Active	I/O	Handling when unused
VLCD4	309 to 311	This is an input-output for the LCD drive bias voltage (1/4 level, 1/5 level). Make sure to connect a capacitor between VLCD4 and VLCD5. $\frac{< When LCD drive bias voltage generator is used >}{(i)}$ (i) When 1/4 bias is used: VLCD4 outputs the LCD drive bias voltage (1/4 × V _{LCD} 0). (ii) When 1/5 bias is used: VLCD4 outputs the LCD drive bias voltage (1/5 × V _{LCD} 0). $\frac{< When LCD drive bias voltage generator is not used >}{(i)}$ (i) When 1/4 bias is used: Input the LCD drive bias voltage (1/4 × V _{LCD} 0) to VLCD4 from the outside, and follow a condition of V _{LCD} 5 < V _{LCD} 4 from the outside, and follow a condition of V _{LCD} 5 < V _{LCD} 4 from the outside, and follow a condition of V _{LCD} 5 < V _{LCD} 4 from the outside, and follow a condition of V _{LCD} 5 < V _{LCD} 4 from the outside, and follow a condition of V _{LCD} 5 < V _{LCD} 4 from the outside, and follow a condition of V _{LCD} 5 < V _{LCD} 4	-	I/O	OPEN
VLCD5	295 to 299	This is an input-output for the LCD drive bias voltage (Low level). Make sure to connect VLCD5 to VSS even if the LCD drive bias generator is not used.	-	I	VSS
OSCI	221	This is an input for the external clock, when external clock operating mode is selected. By "Set of display method" instruction, OC = 0 (internal oscillator operating mode): Make sure to connect OSCI to VSS. OC = 1 (external clock operating mode): OSCI is used to input the external clock.	-	I	VSS
CE	218	These are Inputs for transferring serial data. These pads are connected to a controller.	Н	I	
CL	220	CE: Chip enables. CL: Synchronous clock.		1	VSS
DI	219	DI: Transfer data.	-	I	
RES	217	This is an input for reset of this LSI. RES = VSS: The state of this LSI is reset. Refer to about the "System Reset". RES = VDD: Normal state.	L	I	VSS
TSIN1 to TSIN4	222 to 225	These are inputs for a test. Make sure to connect these pads to VSS.	-	I	VSS
TSOUT1 to TSOUT3	212 to 214	These are outputs for a test. Make sure to open these pads.	-	ο	OPEN
TSO	215	These are output for a test. Make sure to open this pad.	-	0	OPEN
DUMMY	1, 202, 211, 312	These are dummy pads. These pads are not available. Don't connect between dummy pads. Moreover, don't use them with an external circuit.	-	-	OPEN


Correspondence of RAM and Segment Output Pad

										Segr	nent outp	ut pad										
Set of column	Normal direction (SDIR = "0")	S1	S2	S3	S4	S5	S6	S7	S8	S9	S10		S193	S194	S195	S196	S197	S198	S199	S200		
address direction	Reversed direction (SDIR = "1")	S200	S199	S198	S197	S196	S195	S194	S193	S192	S191		S8	S7	S6	S5	S4	S3	S2	S1		
		D1_1	D2_1	D3_1	D4_1	D5_1	D6_1	D7_1	D8_1	D9_1	D10_1		D193_1	D194_1	D195_1	D196_1	D197_1	D198_1	D199_1	D200_1	0H	
		D1_2	D2_2	D3_2	D4_2	D5_2	D6_2	D7_2	D8_2	D9_2	D10_2		D193_2	D194_2	D195_2	D196_2	D197_2	D198_2	D199_2	D200_2	1H	l
		D1_3	D2_3	D3_3	D4_3	D5_3	D6_3	D7_3	D8_3	D9_3	D10_3		D193_3	D194_3	D195_3	D196_3	D197_3	D198_3	D199_3	D200_3	2H	l
	0	D1_4	D2_4	D3_4	D4_4	D5_4	D6_4	D7_4	D8_4	D9_4	D10_4		D193_4	D194_4	D195_4	D196_4	D197_4	D198_4	D199_4	D200_4	3H	l
	-	D1_5	D2_5	D3_5	D4_5	D5_5	D6_5	D7_5	D8_5	D9_5	D10_5		D193_5	D194_5	D195_5	D196_5	D197_5	D198_5	D199_5	D200_5	4H	1
		D1_6	D2_6	D3_6	D4_6	D5_6	D6_6	D7_6	D8_6	D9_6	D10_6		D193_6	D194_6	D195_6	D196_6	D197_6	D198_6	D199_6	D200_6	5H	Line
Page address		D1_7	D2_7	D3_7	D4_7	D5_7	D6_7	D7_7	D8_7	D9_7	D10_7		D193_7	D194_7	D195_7	D196_7	D197_7	D198_7	D199_7	D200_7	6H	address
address		D1_8	D2_8	D3_8	D4_8	D5_8	D6_8	D7_8	D8_8	D9_8	D10_8						D197_8				7H	1
		D1_9	D2_9	D3_9	D4_9	D5_9	D6_9	D7_9	D8_9	D9_9	D10_9						D197_9				8H	LNA0
PGA		D1_10	D2_10	D3_10	D4_10	D5_10	D6_10	D7_10	D8_10	_	D10_10						D197_10					to LNA3
		D1_11	D2_11	D3_11	D4_11	D5_11	D6_11	D7_11	D8_11	_	D10_11						D197_11				AH	LINAS
	1	D1_12	D2_12	D3_12	D4_12	D5_12		D7_12	D8_12		D10_12						D197_12					1
		D1_13	D2_13		D4_13	D5_13			D8_13		D10_13						D197_13					1
		D1_14	D2_14	D3_14	D4_14	D5_14	D6_14	D7_14	D8_14	_	D10_14						D197_14					1
		D1_15	D2_15	D3_15 D3_16	D4_15	D5_15	D6_15	D7_15	D8_15		D10_15						D197_15					1
		D1_16 00H	D2_16 01H	02H	D4_16 03H	D5_16 04H	D6_16 05H	D7_16 06H	D8_16 07H	08H	D10_16 09H		C0H	C1H	C2H	C3H	D197_16 C4H	C5H	C6H	C7H	п	
		0011	UIII	0211	0311	0411	0011	0011		lumn add		A0 to		UIII	0211	0311	0411	0.011	COL	GIII		


Transfer Format of Serial Data

This LSI has several internal registers. These internal registers are written by CCB interface. Structure of transfer bits consists of CCB address and instruction data. First 8 bits are CCB address. The subsequent bits are instruction data. The bit number of instruction data is different depending on an instruction, and these bits are from 16 bits to 272 bits. The serial data is taken by the positive edge of the CL signal, which is latched by the negative edge of the CE signal. When the number of data in CE = "High level" period is different from the defined number, LSI does not execute the instruction and holds the old state. For more information about the number of instruction data, refer to "Instruction Table".

(1) When CL is stopped at the low level



(2) When CL is stopped at the high level



• B0 to B3, A0 to A3 CCB address is "B2H"

• D0 to D271 Instruction data (from 16 bits to 272 bits)

Instruction Table

						 	<u> </u>			- 1													Т
		: :	i i	- i i					D244 D245 D246 D		11	: :	1			÷ ÷	11					1268 D269 D270 D2	Total
Instruction	D0 D1 D2 D3		D126 D127	D128 D129	D130 D131	 D236 D237 D238 D23	D240	D241 D242 D243	D244 D245 D246 D	247 D	248 D249 D25	0 D251 D	252 D253 D2	54 D255	D256 D25	7 D258 D25	59 D260 I	D261 D262	D263	D264 D265 D266	5 D267 D	1268 D269 D270 D2	
			i.		<u> </u>								<u> </u>	_		<u> </u>							(Note.3)
Set of display method (Note.1)							oc	0 1 0	DBC CTC CTC	0 D	T0 DT1 DT	2 DT3 [DR WVC 1	0	CDIR SDIF	R 1 0	DBF 0	DBF DBF 1 2	O F	C0 FC1 FC2	2 FC3	0 0 0 1	32
Control of display ON / OFF (Note.2)															PNC 0	1 0	SC0 S	SC1 0	BU	0 0 1	0	0 0 1 0	16
Set of line address															LNA LN4 0 1	A LNA LNA 2 3	Α 0	0 0	0	0 1 0	0	0 0 1 1	16
Write display data to RAM (8×15 bits in a lump) (Note.4)				Dn Dn _m _m+1		 D D D D n+13 n+13 n+13 n+13 _m+4 _m+5 _m+6 _m+	3 n+14	n+14 n+14 n+14	D D D n+14 n+14 n+14 n+ _m+4_m+5_m+6_n	D +14 m+7	0 0 0	0	o o c	0 0	CRA CR/ 0 1	A CRA CR 2 3	A CRA 4	CRA CRA 5 6	CRA 7 F	PGA 0 0	0	0 1 0 0	144
Write display data to RAM (16×16 bits in a lump) (Note.5)	Dn Dn Dn Dn _m _m+1 _m+2 _m+3		D D n+7 n+7 _m+14 _m+15	D D n+8 n+8 _m _m+1	n+8 n+8	 D D D D n+14 n+14 n+14 n+14 _m+12'_m+13'_m+14'_m+1	D 4 n+15 5 _m	D D D n+15 n+15 n+15 _m+1'_m+2_m+3	D D D n+15 n+15 n+15 n+ _ m+4 _ m+5 _ m+6 _ n	D +15 n- n+7 _r	D D D +15 n+15 n+1 n+8 _m+9 _m+	5 n+15 n 10_m+11_n	+15 n+15 n+	15 n+15	CRA CRA 0 1	A CRA CR 2 3	A CRA 4	CRA CRA 5 6	CRA 7	PGA 0 0	0	0 1 0 1	272
Set of display contrast																1 CT2 CT	1 1	CT5 0	0	0 0 0	1	0 1 1 0	16

(Note.1) "Set of display method" instruction must be executed first. If voltage booster, contrast adjuster and LCD drive bias voltage generator are used,

wait time shown from (1) to (3) is needed for stabilization of each circuit after having reset a system by RES = "Low level".

(Note.2) When power-saving mode is changed to normal mode (BU="1" to "0"), wait time shown from (1) to (3) is needed for stabilization of each circuit. When normal mode is changed to power-saving mode (BU="0" to "1"), secure a stop transition time (discharge time) more than 200[msec].

(1) When voltage booster, contrast adjuster and LCD drive bias voltage generator are used (DBC="1", CTC0,CTC1="1,1"), the stabilization time of these circuits is 200[msec].

(2) When contrast adjuster and LCD drive bias voltage generator are used (DBC="0", CTC0,CTC1="1,1"), the stabilization time of these circuits is 20[msec].

(3) When LCD drive bias voltage generator is used (DBC="0", CTC0,CTC1="0,1"), the stabilization time of this circuit is 20[msec].

* Refer from [Fig.5] to [Fig.9].

(Note.3) When the number of instruction data which want to execute is different from the number of transferred instruction data, the transferred instruction data is ignored. (Note.4) n=1 to 186, n+14=15 to 200, m=1, 9 (Note.5) n=1 to 185, n+15=16 to 200, m=1

Explanation of Instruction Data

1. "Set of display method" instruction

The display method is set by "Set of display method" instruction. After having reset a system by $\overline{\text{RES}}$ = "Low level", make sure to execute "Set of display method" first.

	Instruction data (32 bits)																														
D240	D241	D242	D243	D244	D245	D246	D247	D248	D249	D250	D251	D252	D253	D254	D255	D256	D257	D258	D259	D260	D261	D262	D263	D264	D265	D266	D267	D268	D269	D270	D271
ос	0	1	0	DBC	СТСО	CTC1	0	DT0	DT1	DT2	DT3	DR	WVC	1	0	CDIR	SDIR	1	0	DBF0	DBF1	DBF2	0	FC0	FC1	FC2	FC3	0	0	0	1
								(LSB)		((MSB)									(LSB)		(MSB))	(LSB)			(MSB))			

(1-1) OC … This is control data to set a fundamental clock operating mode.

Internal oscillator operating mode and external clock operating mode are set by this control data. When the internal oscillator operating mode is set, clock generator begins to run after power-saving mode is canceled (BU = "0").

OC	Fundamental clock operating mode	The state of OSCI	
0	Internal oscillator operating mode	Make sure to connect OSCI to VSS.	
1	External clock operating mode	Input the clock f _{CK} from 100 to 600 [kHz].	

(1-2) DBC … This is control data to set a state of voltage booster.
 Run or Stop of voltage booster is set by this control data.
 About the combination of DBC, CTC0 and CTC1, refer to the following table.

(1-3) CTC0, CTC1 ··· These are control data to set a state of contrast adjuster and LCD drive bias voltage generator. Run or Stop of contrast adjuster and LCD drive bias voltage generator is set by these control data. About the combination of DBC, CTC0 and CTC1, refer to the following table.

DBC	CTC0	CTC1	Voltage booster	Contrast adjuster	LCD drive bias voltage generator
0	0	0	Stop	Stop	Stop
0	0	1	Stop	Stop	Run
0	1	0	Stop	Run	Stop
0	1	1	Stop	Run	Run
1	0	0	Run	Stop	Stop
1	0	1	Run	Stop	Run
1	1	0	Run	Run	Stop
1	1	1	Run	Run	Run

About the state of Voltage booster, VBTI1, VBTI2 and VLCD, refer to the following table.


The state of voltage booster	The state of VBTI1	The state of VBTI2	The state of VLCD
Unused	Make sure to open VBTI1.	Make sure to open VBTI2.	Supply a voltage from 4.5 V to 16.5 V to VLCD from the outside.
Quadruple voltage	< REGE = VDD > Input the voltage from 4.5 V to V _{DD} [V] to VBTI1.	< REGE = VDD > VBTI2 outputs a base voltage for voltage booster.	VLCD outputs the
booster is used.	< REGE = VSS > Connect VBTI1 to VBTI2.	< REGE = VSS > Connect VBTI1 to VBTI2, and Input the voltage from 2.7 V to V _{DD} [V] (≤3.6 V) to VBTI1.	$(V_{BTI}2 \times 4)$ voltage
Quintuple voltage booster is used.	< REGE = VDD > Input the voltage from 4.5 V to V _{DD} [V] to VBTI1. < REGE = VSS > Connect VBTI1 to VBTI2.	< REGE = VDD > VBTI2 outputs a base voltage for voltage booster. < REGE = VSS > Connect VBTI1 to VBTI2, and Input the voltage from 2.7 V to V _{DD} [V] (≤3.3 V) to VBTI1.	VLCD outputs the (V _{BTI} 2 \times 5) voltage


(Note.1) During (1) or (2) time, voltage booster stops forcibly and is the discharge state. In the discharge state, the electric potential of VLCD is same as VBTI1.


(1) The period of $\overline{\text{RES}}$ = "Low level" (Regardless of the setting of voltage booster)


(2) DBC = "1" is set by "Set of display method" instruction, and power-saving mode (BU = "1") is set by "Control of display ON / OFF" instruction.


(Note.2) The peripheral circuit of VBTI1, VBTI2, CP1P, CP12N, CP2P, CP3P, CP34N, CP4P and VLCD is as follows. Only changing the connection of CP4P, a multiple of the voltage booster is selectable.
















< <u>3 V Power supply (REGE=VSS),</u> Quadruple voltage booster is used (DBC="1") >




< <u>3 V Power supply (REGE=VSS).</u> Quintuple voltage boost is used (DBC="1") >



< <u>3 V Power supply (REGE=VSS),</u>

Voltage booster is not used (DBC="0") >



www.onsemi.com 16

About the state of contrast adjuster, LCD drive bias voltage generator and the state from VLCD1 to VLCD4, refer to the following table.


The state of contrast adjuster	The state of LCD drive bias voltage generator	The state of VLCD0	The state from VLCD1 to VLCD4
Unused	Unused	Input LCD drive bias voltage (High level) to VLCD0 from the outside.	Input LCD drive bias voltage (Middle level) to pads from VLCD1 to VLCD4 from the outside. (When 1/4 bias is used, make sure to open VLCD3.)
Use	Unused	VLCD0 outputs the LCD drive bias voltage (High level) set by "Set of display contrast" instruction (CT0 to CT5). Make sure to connect a capacitor between VLCD0 and VLCD5.	Input LCD drive bias voltage (Middle level) to pads from VLCD1 to VLCD4 from the outside. (When 1/4 bias is used, make sure to open VLCD3.)
Unused	Use	Input LCD drive bias voltage (High level) to VLCD0 from the outside.	Pads from VLCD1 to VLCD4 outputs LCD drive bias voltage (Middle level). Make sure to connect a capacitor between pads from VLCD1 to VLCD4 and VLCD5. (When 1/4 bias is used, make sure to open VLCD3.)
Use	Use	VLCD0 outputs the LCD drive bias voltage (High level) set by "Set of display contrast" instruction (CT0 to CT5). Make sure to connect a capacitor between VLCD0 and VLCD5.	Pads from VLCD1 to VLCD4 outputs LCD drive bias voltage (Middle level). Make sure to connect a capacitor between pads from VLCD1 to VLCD4 and VLCD5. (When 1/4 bias is used, make sure to open VLCD3.)

(Note.1) During (1) or (2) or (3) time, contrast adjuster and LCD drive bias voltage generator stop forcibly, and are the discharge state. In the discharge state, the electric potential of VLCD0, VLCD1, VLCD2, VLCD3 and VLCD4 are same as VLCD5.


- (1) The period of $\overline{\text{RES}}$ = "Low level" (Regardless of the setting of contrast adjuster and LCD drive bias voltage generator)
- (2) CTC0 = "1" is set by "Set of display method" instruction, and power-saving mode (BU = "1") is set by "Control of display ON / OFF" instruction.
- (3) CTC1 = "1" is set by "Set of display method" instruction, and power-saving mode (BU = "1") is set by "Control of display ON / OFF" instruction.


(Note.2) When 1/4 bias is set (DR = "0"), set a peripheral circuit from VLCD0 to VLCD5 as follows.


< <u>Contrast adjuster and LCD drive bias voltage</u> generator are used. (CTC0,CTC1="1,1") >




< <u>Contrast adjuster is not used, and LCD drive bias</u> voltage generator is used. (CTC0,CTC1="0,1") >








< <u>Contrast adjuster is used, and LCD drive bias voltage</u> generator is not used. (CTC0,CTC1="1,0") >




(Note.3) When 1/5 bias is set (DR="1"), set a peripheral circuit from VLCD0 to VLCD5 as follows.


< <u>Contrast adjuster and LCD drive bias voltage</u> generator are used. (CTC0,CTC1="1,1") >



< <u>Contrast adjuster is not used, and LCD drive bias</u> voltage generator is used. (CTC0,CTC1="0,1") >



< <u>Contrast adjuster and LCD drive bias voltage</u> generator are not used. (CTC0,CTC1="0,0") >



< Contrast adjuster is used, and LCD drive bias voltage generator is not used. (CTC0,CTC1="1,0") > VLCD0 Cvm VLCD1 4/5V_{LCD}0[V]→ • Cvm VLCD2 $3/5V_{LCD}0[V] \rightarrow$ Cvm VLCD3 $2/5V_{LCD}0[V] \rightarrow$ Cvm VLCD4 $1/5V_{LCD}0[V] \rightarrow$ Cym VLCD5 0.1[μF] ≤ Cvm ≤ 0.47[μF] 7/7

 $V_{LCD}0 \le V_{LCD}-2.4[V]$

(1-4) DT0 to DT3 ··· These are control data to set duty from 1/8 to 1/16. Duty from 1/8 to 1/16 is set by these control data.

					The state from COM1 to COM16					
DT0 DT1	DT2	DT3	Duty	Pads which out	tput scan pulse	Pads which output pulse of display off				
DIO	DII	012	ы	Duty	Normal scan CDIR = "0"	Reversed scan CDIR = "1"	Normal scan CDIR = "0"	Reversed scan CDIR = "1"		
0	0	0	0	1/8 duty	COM1 to COM8	COM16 to COM9	COM9 to COM16	COM8 to COM1		
1	0	0	0	1/9 duty	COM1 to COM9	COM16 to COM8	COM10 to COM16	COM7 to COM1		
0	1	0	0	1/10 duty	COM1 to COM10	COM16 to COM7	COM11 to COM16	COM6 to COM1		
1	1	0	0	1/11 duty	COM1 to COM11	COM16 to COM6	COM12 to COM16	COM5 to COM1		
0	0	1	0	1/12 duty	COM1 to COM12	COM16 to COM5	COM13 to COM16	COM4 to COM1		
1	0	1	0	1/13 duty	COM1 to COM13	COM16 to COM4	COM14 to COM16	COM3 to COM1		
0	1	1	0	1/14 duty	COM1 to COM14	COM16 to COM3	COM15, COM16	COM2, COM1		
1	1	1	0	1/15 duty	COM1 to COM15	COM16 to COM2	COM16	COM1		
Х	х	Х	1	1/16 duty	COM1 to COM16	COM16 to COM1	-	-		

X: don't care

(1-5) DR … This is control data to set 1/4 bias or 1/5 bias. 1/4 bias or 1/5 bias is set by this control data.

DR	Bias	VLCD1 voltage	VLCD2 voltage	VLCD3 voltage	VLCD4 voltage
0	1/4 bias	3/4 V _{LCD} 0	2/4 V _{LCD} 0	Make sure to open VLCD3	1/4 V _{LCD} 0
1	1/5 bias	4/5 V _{LCD} 0	3/5 V _{LCD} 0	2/5 V _{LCD} 0	1/5 V _{LCD} 0

(1-6) WVC ··· This is control data to set inversion drive of LCD drive waveform. Line inversion or frame inversion is set by this control data.

WVC	LCD drive waveform
0	Line inversion
1	Frame inversion

(1-7) CDIR ··· This is control data to set scan direction of common outputs.
 Scan direction of common outputs is set by this control data.

CDIR	Scan direction of common outputs
0	Normal scan (COM1 \rightarrow COM2 \rightarrow COM3 $\rightarrow \dots \rightarrow $
1	Reversed scan (COM16 \rightarrow COM15 \rightarrow COM14 $\rightarrow \dots \rightarrow $

(1-8) SDIR … This is control data to set a correspondence of a segment output and a column address of RAM.
 A correspondence of a segment output and a column address of RAM are set by this control data.
 Only just changing the setting of SDIR data does not change the display of LCD. When display data is written to RAM, column address of RAM is converted. Then display data is saved to there.

SDIR	Correspondence of a segment output and a column address of RAM
0	Normal direction (Column address "CRA0 to CRA7=00H, 01H, 02H, → C5H, C6H, C7H" of RAM corresponds to segment output "S1, S2, S3, → , S198, S199, S200".)
1	Reversed direction (Column address "CRA0 to CRA7=00H, 01H, 02H, \rightarrow C5H, C6H, C7H" of RAM corresponds to segment output "S200, S199, S198, \rightarrow , S3, S2, S1".)

(1-9) DBF0 to DBF2 ··· These are control data to set clock frequency of voltage booster. A clock frequency of voltage booster is set by these control data.

DBF0	DBF1	DBF2	Clock frequency of voltage booster (fcp)	
0	0	0	fosc/12 or f _{CK} /12	
1	0	0	fosc/14 or f _{CK} /14	
0	1	0	fosc/18 or f _{CK} /18	
1	1	0	fosc/22 or f _{CK} /22	
0	0	1	fosc/26 or f _{CK} /26	
1	0	1	fosc/28 or f _{CK} /28	
0	1	1	fosc/30 or f _{CK} /30	
1	1	1	fosc/34 or f _{CK} /34	

(1-10) FC0 to FC3 ··· These are control data to set frame frequency of common and segment output waveforms. A frame frequency of common and segment output waveforms are set by these control data.

500	504	500	FC3			Frame frequency fo[Hz]		
FC0	FC1	FC2	гсэ	1/8 duty	1/9 duty	1/10 duty	1/11 duty	1/12 duty
0	0	0	0	fosc(f _{CK})/4352 < 68.9[Hz] >	fosc(f _{CK})/4320 < 69.4[Hz] >	fosc(f _{CK})/4320 < 69.4[Hz] >	fosc(f _{CK})/4400 < 68.2[Hz] >	fosc(f _{CK})/4320 < 69.4[Hz] >
1	0	0	0	fosc(f _{CK})/3712 < 80.8[Hz] >	fosc(f _{CK})/3744 < 80.1[Hz] >	fosc(f _{CK})/3760 < 79.8[Hz] >	fosc(f _{CK})/3784 < 79.3[Hz] >	fosc(f _{CK})/3744 < 80.1[Hz] >
0	1	0	0	fosc(f _{CK})/2944 < 101.9[Hz] >	fosc(f _{CK})/2952 < 101.6[Hz] >	fosc(f _{CK})/2960 < 101.4[Hz] >	fosc(f _{CK})/2992 < 100.3[Hz] >	fosc(f _{CK})/2976 < 100.8[Hz] >
1	1	0	0	fosc(f _{CK})/2368 < 126.7[Hz] >	fosc(f _{CK})/2376 < 126.3[Hz] >	fosc(f _{CK})/2400 < 125.0[Hz] >	fosc(f _{CK})/2376 < 126.3[Hz] >	fosc(f _{CK})/2400 < 125.0[Hz] >
0	0	1	0	fosc(f _{CK})/1984 < 151.2[Hz] >	fosc(f _{CK})/1944 < 154.3[Hz] >	fosc(f _{CK})/2000 < 150.0[Hz] >	fosc(f _{CK})/1936 < 155.0[Hz] >	fosc(f _{CK})/1968 < 152.4[Hz] >
1	0	1	0	fosc(f _{CK})/1696 < 176.9[Hz] >	fosc(f _{CK})/1692 < 177.3[Hz] >	fosc(f _{CK})/1720 < 174.4[Hz] >	fosc(f _{CK})/1672 < 179.4[Hz] >	fosc(f _{CK})/1728 < 173.6[Hz] >
0	1	1	0	fosc(f _{CK})/1472 < 203.8[Hz] >	fosc(f _{CK})/1476 < 203.3[Hz] >	fosc(f _{CK})/1480 < 202.7[Hz] >	fosc(f _{CK})/1496 < 200.5[Hz] >	fosc(f _{CK})/1488 < 201.6[Hz] >
1	1	1	0	fosc(f _{CK})/1312 < 228.7[Hz] >	fosc(f _{CK})/1332 < 225.2[Hz] >	fosc(f _{CK})/1320 < 227.3[Hz] >	fosc(f _{CK})/1320 < 227.3[Hz] >	fosc(f _{CK})/1320 < 227.3[Hz] >
0	0	0	1	fosc(f _{CK})/1184 < 253.4[Hz] >	fosc(f _{CK})/1188 < 252.5[Hz] >	fosc(f _{CK})/1200 < 250.0[Hz] >	fosc(f _{CK})/1188 < 252.5[Hz] >	fosc(f _{CK})/1200 < 250.0[Hz] >
1	0	0	1	fosc(f _{CK})/1088 < 275.7[Hz] >	fosc(f _{CK})/1080 < 277.8[Hz] >	fosc(f _{CK})/1080 < 277.8[Hz] >	fosc(f _{CK})/1100 < 272.7[Hz] >	fosc(f _{CK})/1104 < 271.7[Hz] >
0	1	0	1	fosc(f _{CK})/1056 < 284.1[Hz] >	fosc(f _{CK})/1044 < 287.4[Hz] >	fosc(f _{CK})/1040 < 288.5[Hz] >	fosc(f _{CK})/1056 < 284.1[Hz] >	fosc(f _{CK})/1056 < 284.1[Hz] >
1	1	0	1	fosc(f _{CK})/992 < 302.4[Hz] >	fosc(f _{CK})/1008 < 297.6[Hz] >	fosc(f _{CK})/1000 < 300.0[Hz] >	fosc(f _{CK})/990 < 303.0[Hz] >	fosc(f _{CK})/984 < 304.9[Hz] >
0	0	1	1	fosc(f _{CK})/960 < 312.5[Hz] >	fosc(f _{CK})/972 < 308.6[Hz] >	fosc(f _{CK})/960 < 312.5[Hz] >	fosc(f _{CK})/946 < 317.1[Hz] >	fosc(f _{CK})/960 < 312.5[Hz] >
1	0	1	1	fosc(f _{CK})/928 < 323.3[Hz] >	fosc(f _{CK})/936 < 320.5[Hz] >	fosc(f _{CK})/920 < 326.1[Hz] >	fosc(f _{CK})/924 < 324.7[Hz] >	fosc(f _{CK})/936 < 320.5[Hz] >
0	1	1	1	fosc(f _{CK})/896 < 334.8[Hz] >	fosc(f _{CK})/900 < 333.3[Hz] >	fosc(f _{CK})/900 < 333.3[Hz] >	fosc(f _{CK})/902 < 332.6[Hz] >	fosc(f _{CK})/888 < 337.8[Hz] >
1	1	1	1	fosc(f _{CK})/864 < 347.2[Hz] >	fosc(f _{CK})/864 < 347.2[Hz] >	fosc(f _{CK})/860 < 348.8[Hz] >	fosc(f _{CK})/858 < 349.7[Hz] >	fosc(f _{CK})/864 < 347.2[Hz] >

FC0	FC1	FC2	FC3		Frame frequ	ency fo[Hz]	
FCU	FUI	FC2	гсэ	1/13 duty	1/14 duty	1/15 duty	1/16 duty
0	0	0	0	fosc(f _{CK})/4264 < 70.4[Hz] >	fosc(f _{CK})/4256 < 70.5[Hz] >	fosc(f _{CK})/4320 < 69.4[Hz] >	fosc(f _{CK})/4352 < 68.9[Hz] >
1	0	0	0	fosc(f _{CK})/3744 < 80.1[Hz] >	fosc(f _{CK})/3808 < 78.8[Hz] >	fosc(f _{CK})/3720 < 80.7[Hz] >	fosc(f _{CK})/3712 < 80.8[Hz] >
0	1	0	0	fosc(f _{CK})/2964 < 101.2[Hz] >	fosc(f _{CK})/2968 < 101.1[Hz] >	fosc(f _{CK})/3000 < 100.0[Hz] >	fosc(f _{CK})/2944 < 101.9[Hz] >
1	1	0	0	fosc(f _{CK})/2392 < 125.4[Hz] >	fosc(f _{CK})/2408 < 124.6[Hz] >	fosc(f _{CK})/2400 < 125.0[Hz] >	fosc(f _{CK})/2368 < 126.7[Hz] >
0	0	1	0	fosc(f _{CK})/1976 < 151.8[Hz] >	fosc(f _{CK})/1960 < 153.1[Hz] >	fosc(f _{CK})/1980 < 151.5[Hz] >	fosc(f _{CK})/1984 < 151.2[Hz] >
1	0	1	0	fosc(f _{CK})/1716 < 174.8[Hz] >	fosc(f _{CK})/1708 < 175.6[Hz] >	fosc(f _{CK})/1710 < 175.4[Hz] >	fosc(f _{CK})/1696 < 176.9[Hz] >
0	1	1	0	fosc(f _{CK})/1482 < 202.4[Hz] >	fosc(f _{CK})/1456 < 206.0[Hz] >	fosc(f _{CK})/1500 < 200.0[Hz] >	fosc(f _{CK})/1472 < 203.8[Hz] >
1	1	1	0	fosc(f _{CK})/1326 < 226.2[Hz] >	fosc(f _{CK})/1316 < 228.0[Hz] >	fosc(f _{CK})/1350 < 222.2[Hz] >	fosc(f _{CK})/1312 < 228.7[Hz] >
0	0	0	1	fosc(f _{CK})/1196 < 250.8[Hz] >	fosc(f _{CK})/1204 < 249.2[Hz] >	fosc(f _{CK})/1200 < 250.0[Hz] >	fosc(f _{CK})/1184 < 253.4[Hz] >
1	0	0	1	fosc(f _{CK})/1118 < 268.3[Hz] >	fosc(f _{CK})/1092 < 274.7[Hz] >	fosc(f _{CK})/1080 < 277.8[Hz] >	fosc(f _{CK})/1088 < 275.7[Hz] >
0	1	0	1	fosc(f _{CK})/1040 < 288.5[Hz] >	fosc(f _{CK})/1036 < 289.6[Hz] >	fosc(f _{CK})/1050 < 285.7[Hz] >	fosc(f _{CK})/1056 < 284.1[Hz] >
1	1	0	1	fosc(f _{CK})/988 < 303.6[Hz] >	fosc(f _{CK})/980 < 306.1[Hz] >	fosc(f _{CK})/990 < 303.0[Hz] >	fosc(f _{CK})/992 < 302.4[Hz] >
0	0	1	1	fosc(f _{CK})/962 < 311.9[Hz] >	fosc(f _{CK})/952 < 315.1[Hz] >	fosc(f _{CK})/960 < 312.5[Hz] >	fosc(f _{CK})/960 < 312.5[Hz] >
1	0	1	1	fosc(f _{CK})/936 < 320.5[Hz] >	fosc(f _{CK})/924 < 324.7[Hz] >	fosc(f _{CK})/930 < 322.6[Hz] >	fosc(f _{CK})/928 < 323.3[Hz] >
0	1	1	1	fosc(f _{CK})/884 < 339.4[Hz] >	fosc(f _{CK})/896 < 334.8[Hz] >	fosc(f _{CK})/900 < 333.3[Hz] >	fosc(f _{CK})/896 < 334.8[Hz] >
1	1	1	1	fosc(f _{CK})/858 < 349.7[Hz] >	fosc(f _{CK})/868 < 345.6[Hz] >	fosc(f _{CK})/870 < 344.8[Hz] >	fosc(f _{CK})/864 < 347.2[Hz] >

(Note.1) The value of "<>" is a frame frequency when fosc(fCK) is 300[kHz].

2. "Control of display ON / OFF" instruction

A state of display is set by "Control of display ON / OFF" instruction.

						Insti	uction d	lata (16	bits)						
D256	D256 D257 D258 D259 D260 D261 D262 D263 D264 D265 D266 D267 D268 D269 D270 D271														
PNC	0	1	0	SC0	SC1	0	BU	0	0	1	0	0	0	1	0

(2-1) PNC ··· This is control data to set normal display or reversed display.

Normal display or reversed display is set by this control data. When a state of display is ON (SC0, SC1="0, 0"), the setting of PNC becomes effective.

PNC	Normal display or Reversed display	Display data Dn_m="0"	Display data Dn_m="1"
0	Normal display	OFF	ON
1	Reversed display	ON	OFF

(Note.1) Display data "Dn_m" is from D1_1 to D200_16.

(2-2) SC0, SC1 ··· These are control data to set a state of display.

	r 1	A state of display is	s set by these control data.	
SC0	SC1	The state of display	The state of segment outputs	The state of common outputs
0	0	ON	Waveform corresponding to display data	Scan pulse
1	0	All OFF	OFF waveform	Scan pulse
0	1	All ON	ON waveform	Scan pulse
1	1 1 All forced OFF		V _{LCD} 5 level	V _{LCD} 5 level

(2-3) BU … This is control data to set normal mode or power-saving mode.

Normal mode or power-saving mode (low current) is set by this control data.

BU	Mode	The state of common and segment outputs	Voltage booster	Contrast adjuster	LCD drive bias voltage generator	Internal oscillator (Reception state of the external clock)
0	Normal mode	Normal display operation		These circuits can run e setting of DBC,CTC		Run (The external clock reception is possible)
1	Power-saving mode	V _{LCD} 5 level	Stop and discharge (Note.1)	Stop and discharge (Note.1)	Stop and discharge (Note.1)	Stop (The external clock is not received.)

(Note.1) During (1) or (2) or (3) or (4) time, voltage booster, contrast adjuster and LCD drive bias voltage generator stop forcibly. And each circuit is the discharge state.

(1) The period of $\overline{\text{RES}}$ ="Low level" (Regardless of the setting of voltage booster, contrast adjuster or LCD drive bias voltage generator)

In the discharge state, the electric potential of VLCD is same as VBTI1. And the electric potential of VLCD0, VLCD1, VLCD2, VLCD3 and VLCD4 are same as VLCD5.

- (2) DBC="1" is set by "Set of display method" instruction, and power-saving mode (BU="1") is set by "Control of display ON / OFF" instruction. In the discharge state, the electric potential of VLCD is same as VBTI1.
- (3) CTC0="1" is set by "Set of display method" instruction, and power-saving mode (BU="1") is set by "Control of display ON / OFF" instruction. In the discharge state, the electric potential of VLCD0 is same as VLCD5.
- (4) CTC1="1" is set by "Set of display method" instruction, and power-saving mode (BU="1") is set by "Control of display ON / OFF" instruction. In the discharge state, the electric potential of VLCD1, VLCD2, VLCD3 and VLCD4 are same as VLCD5.
- (Note.2) When the setting is changed from normal mode to power-saving mode (BU="0"→"1"), secure a stop transition time more than 200 [msec]. When the setting is changed from power-saving mode to normal mode (BU="1"→"0"), a time shown from (1) to (3) is needed for stabilization of each circuit. (Refer to [Fig.9])
 - (1) When voltage booster, contrast adjuster and LCD drive bias voltage generator are used (DBC="1", CTC0,CTC1="1,1"), the stabilization time of these circuits is 200 [msec].
 - (2) When contrast adjuster and LCD drive bias voltage generator are used (DBC="0", CTC0,CTC1="1,1"), the stabilization time of these circuits is 20 [msec].
 - (3) When LCD drive bias voltage generator is used (DBC="0", CTC0,CTC1="0,1"), the stabilization time of this circuit is 20 [msec].

3. "Set of line address" instruction

A line address of RAM to specify a start display position is set by "Set of line address" instruction.

						Instr	uction d	ata (16 I	oits)						
D256	D256 D257 D258 D259 D260 D261 D262 D263 D264 D265 D266 D267 D268 D269 D271														
LNA0	LNA1	LNA2	LNA3	0	0	0	0	0	1	0	0	0	0	1	1
(LSB) (MSB)															

(3-1) LNA0 to LNA3 ··· These are control data to set a line address of RAM.

A line address of RAM to specify a start display position is set by these control data.

(ex.1) When a line address is "8H", the relation between the common output and RAM at the normal scan (CDIR="0") is as follows.

	ne addre	ess of R					A sta	rt display pos	sition			
LSB LNA0	LNA1	LNA2	MSB LNA3	1/8 duty	1/9 duty	1/10 duty	1/11 duty	1/12 duty	1/13 duty	1/14 duty	1/15 duty	1/16 duty
0	0	0	1	COM1	COM1	COM1	COM1	COM1	COM1	COM1	COM1	COM1
1	0	0	1	COM2	COM2	COM2	COM2	COM2	COM2	COM2	COM2	COM2
0	1	0	1	COM3	COM3	COM3	COM3	COM3	COM3	COM3	COM3	COM3
1	1	0	1	COM4	COM4	COM4	COM4	COM4	COM4	COM4	COM4	COM4
0	0	1	1	COM5	COM5	COM5	COM5	COM5	COM5	COM5	COM5	COM5
1	0	1	1	COM6	COM6	COM6	COM6	COM6	COM6	COM6	COM6	COM6
0	1	1	1	COM7	COM7	COM7	COM7	COM7	COM7	COM7	COM7	COM7
1	1	1	1	COM8	COM8	COM8	COM8	COM8	COM8	COM8	COM8	COM8
0	0	0	0	-	COM9	COM9	COM9	COM9	COM9	COM9	COM9	COM9
1	0	0	0	-	-	COM10	COM10	COM10	COM10	COM10	COM10	COM10
0	1	0	0	-	-	-	COM11	COM11	COM11	COM11	COM11	COM11
1	1	0	0	-	-	-	-	COM12	COM12	COM12	COM12	COM12
0	0	1	0	-	-	-	-	-	COM13	COM13	COM13	COM13
1	0	1	0	-	-	-	-	-	-	COM14	COM14	COM14
0	1	1	0	-	-	-	-	-	-	-	COM15	COM15
1	1	1	0	-	-	-	-	-	-	-	-	COM16

(ex.2) When a line address is "8H", the relation between the common output and RAM at the reversed scan (CDIR="1") is as follows.

	(CDI	K = 1) is as	follows.								
Lir LSB	ne addre	ess of R	AM MSB				A star	t display pos	ition			
LNA0	LNA1	LNA2	LNA3	1/8 duty	1/9 duty	1/10 duty	1/11 duty	1/12 duty	1/13 duty	1/14 duty	1/15 duty	1/16 duty
0	0	0	1	COM16	COM16	COM16	COM16	COM16	COM16	COM16	COM16	COM16
1	0	0	1	COM15	COM15	COM15	COM15	COM15	COM15	COM15	COM15	COM15
0	1	0	1	COM14	COM14	COM14	COM14	COM14	COM14	COM14	COM14	COM14
1	1	0	1	COM13	COM13	COM13	COM13	COM13	COM13	COM13	COM13	COM13
0	0	1	1	COM12	COM12	COM12	COM12	COM12	COM12	COM12	COM12	COM12
1	0	1	1	COM11	COM11	COM11	COM11	COM11	COM11	COM11	COM11	COM11
0	1	1	1	COM10	COM10	COM10	COM10	COM10	COM10	COM10	COM10	COM10
1	1	1	1	COM9	COM9	COM9	COM9	COM9	COM9	COM9	COM9	COM9
0	0	0	0	-	COM8	COM8	COM8	COM8	COM8	COM8	COM8	COM8
1	0	0	0	-	-	COM7	COM7	COM7	COM7	COM7	COM7	COM7
0	1	0	0	-	-	-	COM6	COM6	COM6	COM6	COM6	COM6
1	1	0	0	-	-	-	-	COM5	COM5	COM5	COM5	COM5
0	0	1	0	-	-	-	-	-	COM4	COM4	COM4	COM4
1	0	1	0	-	-	-	-	-	-	COM3	COM3	COM3
0	1	1	0	-	-	-	-	-	-	-	COM2	COM2
1	1	1	0	-	-	-	-	-	-	-	-	COM1

4. "Write display data to RAM (8 × 15 bits in a lump)" instruction

The page address and column address of RAM are set by the "Write display data to RAM (8×15 bits in a lump)" instruction. And the display data of " 8×15 bits (8 common outputs $\times 15$ segment outputs)" are written to the specified page address and column address of RAM in a lump by this instruction.

				Instru	ction data (14	4 bits)				
D128	D129	D130	D131	D132		D243	D244	D245	D246	D247
Dn_m	Dn_m+1	Dn_m+2	Dn_m+3	Dn_m+4		Dn+14_m+3	Dn+14_m+4	Dn+14_m+5	Dn+14_m+6	Dn+14_m+7 -
(Note.1) n=	=1 to 186,	n+14=15 t	to 200, m=	=1, 9						

							Instruction data (continuance)																	
	D248	D249	D250	D251	D252	D253	D254	D255	D256	D257	D258	D259	D260	D261	D262	D263	D264	D265	D266	D267	D268	D269	D270	D271
┕	0	0	0	0	0	0	0	0	CRA0	CRA1	CRA2	CRA3	CRA4	CRA5	CRA6	CRA7	PGA	0	0	0	0	1	0	0
	(LSB)															(MSB)								

(4-1) CRA0 to CRA7 ··· These are control data to set a column address of RAM. The settable range of a column address from CRA0 to CRA7 is from 00H to C7H.


When a column address is set more than BAH, display data is written from start position and the overflowed data from RAM is canceled.

(4-2) PGA ··· This is control data to set a page address of RAM.


(4-3) Dn_m , Dn_m+1 to $Dn+14_m+7$... These are display data which are written to RAM. A start position of writing to RAM is set by PGA and the data from the data fr

A start position of writing to RAM is set by PGA and the data from CRA0 to CRA7.

(ex.1) When a page address PGA is set to 0 and a column address from CRA0 to CRA7 is set to 00H, the relation between instruction data and a direction of writing to RAM is as follows.



(ex.2) When a page address PGA is set to 1 and a column address from CRA0 to CRA7 is set to BAH, the relation between instruction data and a direction of writing to RAM is as follows.



5. "Write display data to RAM (16 × 16 bits in a lump)" instruction

The page address and column address of RAM are set by the "Write display data to RAM (16×16 bits in a lump)" instruction. And the display data of " 16×16 bits (16 common outputs $\times 16$ segment outputs)" are written to the specified page address and column address of RAM in a lump by this instruction.

				Instru	ction data (27	2 bits)							
D0	D1	D2	D3	D4		D251	D252	D253	D254	D255			
Dn_m	Dn_m+1	Dn_m+2	Dn_m+3	Dn_m+4		Dn+15_m+11	Dn+15_m+12	Dn+15_m+13	Dn+15_m+14	Dn+15_m+15 -			
(Note.1) n	Note.1) n=1 to 185, n+15=16 to 200, m=1												

- 1																	
		Instruction data (continuance)															
		D256 D257 D258 D259 D260 D261 D262 D263 D264 D265 D266 D267 D268 D269 D270															D271
		CRA0	CRA1	CRA2	CRA3	CRA4	CRA5	CRA6	CRA7	PGA	0	0	0	0	1	0	1
(LSB) (MSB)																	

 (5-1) CRA0 to CRA7 ··· These are control data to set a column address of RAM. The settable range of a column address from CRA0 to CRA7 is from 00H to C7H. When a column address is set more than B9H, display data is written from start position and the overflowed data from RAM is canceled.


(5-2) PGA … This is control data to set a page address of RAM.
 When PGA is set to 1, display data is written from start position and the overflowed data from RAM is canceled.

(5-3) Dn_m, Dn_m+1 to Dn+15_m+15 ··· These are display data which are written to RAM. The start position of writing to RAM is set by PGA and the data from CRA0 to CRA7.

(ex.1) When a page address PGA is set to 0 and a column address from CRA0 to CRA7 is set to 04H, the relation between instruction data and a direction of writing to RAM is as follows.

	umn Iress	00H	01H	02H	03H	04H	05H		13H		C7H
address	0		Start of wri	positic ting)n	Dn_m Dn_m+1	Dn+1_m Dn+1_m+1		Dn+15_m Dn+15_m+1		D.I.I.
Page add	1					Dn_m+15	Dn+1_m+15	······//	▼ Dn+15_m+15	End position	RAM

(ex.2) When a page address PGA is set to 1 and a column address from CRA0 to CRA7 is set to B9H, the relation between instruction data and a direction of writing to RAM is as follows.




6. "Set of display contrast" instruction


When contrast adjuster is used, LCD drive bias voltage V_{LCD}0 (High level) is set by "Set of display contrast" instruction.


	Instruction data (16 bits)														
D256	D257	D258	D259	D260	D261	D262	D263	D264	D265	D266	D267	D268	D269	D270	D271
CT0	CT1	CT2	CT3	CT4	CT5	0	0	0	0	0	1	0	1	1	0
(LSB)					(MSB)										


(6-1) CT0 to CT5 ... These are control data to set a display contrast.

LCD drive bias voltage V_{LCD}0 (High level) is set by these control data. Follow a condition of V_{LCD}0 \leq V_{LCD} - 2.4[V]. (Reference example: from (ex.1) to (ex.4))









(ex.3) VBTI1=VBTI2=3.0V, REGE=VSS,
Quintuple voltage booster and
contrast adjuster are used.

