## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## LC450210PCH

## 1/8 to 1/16 Duty Dot Matrix LCD Controller Driver

ON Semiconductor ${ }^{\ominus}$

## Overview

The LC450210PCH is the $1 / 8$ to $1 / 16$ duty dot matrix LCD controller driver. By controlling this driver with a microcontroller, it is used in applications such as character display and simple graphic display etc. This driver can drive a LCD panel of up to 3,200 dots ( $16 \times 16$ dot font: 1-line display of up to 12 digits and 128 segments, $5 \times 7$ dot font: 2 -line display of up to 40 digits). The operating temperature range is from -40 to $+105^{\circ} \mathrm{C}$.

## Features

1. Selectable duty ratio by serial data: $1 / 8$ duty to $1 / 16$ duty

| $1 / 8$ duty: $8 \times 200=1,600$ dots | $1 / 11$ duty: $11 \times 200=2,200$ dots |
| ---: | :--- |
| $1 / 9$ duty: $9 \times 200=1,800$ dots | $1 / 12$ duty: $12 \times 200=2,400$ dots |
| $1 / 10$ duty: $10 \times 200=2,000$ dots | $1 / 13$ duty: $13 \times 200=2,600$ dots |

1/14 duty: $14 \times 200=2,800$ dots
$1 / 15$ duty: $15 \times 200=3,000$ dots
$1 / 16$ duty: $16 \times 200=3,200$ dots
2. Selectable LCD bias voltage ratio by serial data: $1 / 4$ bias or $1 / 5$ bias
3. Selectable inversion drive of LCD drive waveform by serial data: line inversion or frame inversion
4. Adjustable frame frequency of common and segment output waveforms and clock frequency of voltage booster by serial data, for preventing interference with the frequency of the backlight.
5. Selectable operation modes by serial data: power-saving mode (maintains display data), the state of display (ON, all ON, all OFF, all forced OFF)
6. Built-in oscillator circuit (built-in resistor and capacitor for oscillation)
7. Selectable fundamental clock operating modes by serial data: internal oscillator operating mode or external clock operating mode
8. Input of serial data supports $\mathrm{CCB}^{*}$ format (for 5 V and 3 V )
9. Selectable voltage range of power supply for logic block by setting REGE pad

$$
\begin{array}{rll}
\left(\mathrm{V}_{\mathrm{DD}}\right): & +4.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} & (5 \mathrm{~V} \text { power supply }(\text { REGE }=\mathrm{VDD})) \\
& +2.7 \mathrm{~V} \text { to }+3.6 \mathrm{~V} & (3 \mathrm{~V} \text { power supply }(\text { REGE }=\mathrm{VSS}))
\end{array}
$$

10. Built-in quadruple and quintuple voltage booster with discharge function

Base voltage of boosting $\left(\mathrm{V}_{\mathrm{BTI}}{ }^{2}\right):+3.2 \mathrm{~V}$ (Typ.) $\quad(5 \mathrm{~V}$ power supply $(\mathrm{REGE}=\mathrm{VDD}))$
$\left(\mathrm{VBTI}^{1}=\mathrm{V}_{\mathrm{BTI}} 2\right):+2.7 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}[\mathrm{V}] \quad(3 \mathrm{~V}$ power supply $($ REGE $=\mathrm{VSS}))$
11. Power supply for LCD driver block $\left(\mathrm{V}_{\mathrm{LCD}}\right):+16.0 \mathrm{~V}$ (Typ.) $\quad\left(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\right.$, Quintuple voltage booster is used.)

$$
\begin{array}{ll}
+16.5 \mathrm{~V} & (\mathrm{~V} D=3.3 \mathrm{~V}, \text { Quintuple voltage booster is used. }) \\
+4.5 \mathrm{~V} \text { to }+16.5 \mathrm{~V} & \text { (range with external power supply) }
\end{array}
$$

12. Built-in contrast adjuster

LCD drive bias voltage $\left(\mathrm{V}_{\mathrm{LCD}} 0\right):+4.65 \mathrm{~V}$ to +13.5 V (Typ.) ( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, Quintuple voltage booster is used.)

$$
\begin{array}{ll}
+4.65 \mathrm{~V} \text { to }+14.1 \mathrm{~V} & \left(\mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \text { Quintuple voltage booster is used. }\right) \\
+4.65 \mathrm{~V} \text { to }+14.1 \mathrm{~V} & \left(\mathrm{~V}_{\mathrm{LCD}}=16.5 \mathrm{~V} \text { with external power supply }\right)
\end{array}
$$

13. The initialization of this driver and the prevention of an unintended display are controllable by setting $\overline{\text { RES }}$ pad.
14. Wide range of operating temperature: -40 to $+105^{\circ} \mathrm{C}$
15. CMOS process and chip with Au bumps
[^0]ORDERING INFORMATION
See detailed ordering and shipping information on page 53 of this data sheet.

## LC450210PCH

Specifications
Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V} S \mathrm{SS}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VDD max | $\begin{aligned} & \text { VDD, } \\ & \text { REGE = VDD } \end{aligned}$ | -0.3 to +6.0 | V |
|  |  | VDD, REGE = VSS | -0.3 to +4.2 |  |
|  | VLCD max | VLCD (Note.1) | -0.3 to +17.0 |  |
| Input voltage | $\mathrm{V}_{\mathrm{IN}} 1$ | CE, CL, DI, $\overline{R E S}, \mathrm{TSIN} 1$ to TSIN4, OSCI | -0.3 to +4.2 | V |
|  |  | CE, CL, DI, $\overline{R E S}$, TSIN1 to TSIN4, OSCI, Supply more than 2.7 V to $\mathrm{V}_{\mathrm{DD}}$ before $\mathrm{V}_{\text {IN }} 1$ is input. | -0.3 to +6.0 |  |
|  | $\mathrm{V}_{\mathrm{IN}}{ }^{2}$ | VBTI1 | -0.3 to $\mathrm{VDD}^{+0.3}$ |  |
|  | $\mathrm{V}_{\mathrm{IN}}{ }^{\text {a }}$ | REGE | -0.3 to +6.0 |  |
|  | $\mathrm{V}_{1 \mathrm{~N}} 4$ | VLCD5 (Note.1) | -0.3 to $\mathrm{V}_{\mathrm{LCD}}+0.3$ |  |
| Output voltage | $\mathrm{V}_{\text {OUT }}{ }^{1}$ | VLCD | -0.3 to $\mathrm{V}_{\mathrm{LCD}}+0.3$ | V |
|  | $\mathrm{V}_{\text {OUT }}{ }^{2}$ | S1 to S200, COM1 to COM16 | -0.3 to $\mathrm{V}_{\mathrm{LCD}}+0.3$ |  |
|  | $\mathrm{V}_{\text {OUT }}{ }^{3}$ | CP12N, CP34N, VLOGIC, TSOUT1 to TSOUT3, TSO, $\mathrm{V}_{\mathrm{DD}} \leq 3.9 \mathrm{~V}$ (REGE=VSS) | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |
|  |  | CP12N, CP34N, VLOGIC, TSOUT1 to TSOUT3, TSO, $\mathrm{V}_{\mathrm{DD}}>3.9 \mathrm{~V} \text { (REGE=VDD) }$ | -0.3 to +4.2 |  |
| Input / Output voltage | $\mathrm{V}_{\text {INOUT }}{ }^{1}$ | CP1P, CP2P, CP3P, CP4P | -0.3 to $\mathrm{LLCD}^{+0.3}$ | V |
|  | $\mathrm{V}_{\text {INOUT }}{ }^{2}$ | VLCD0, VLCD1, VLCD2, VLCD3, VLCD4 (Note.1) | -0.3 to $\mathrm{LLCD}^{+0.3}$ |  |
|  | VINOUT3 | VBTI2, <br> $\mathrm{V}_{\mathrm{BTI}} 1 \leq 3.9 \mathrm{~V}$ (REGE $\left.=\mathrm{VSS}\right)$ | -0.3 to $\mathrm{V}_{\mathrm{BTI}}{ }^{1+0.3}$ |  |
|  |  | VBTI2, <br> $\mathrm{V}_{\mathrm{BTI}}{ }^{1}>3.9 \mathrm{~V}$ (REGE $\left.=\mathrm{VDD}\right)$ | -0.3 to +4.2 |  |
| Output current | IOUT1 | VLCD | 8 | mA |
|  | IOUT2 | S1 to S200 | 0.3 |  |
|  | IOUT3 | COM1 to COM16 | 1 |  |
| Operating temperature | Topr |  | -40 to +105 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

(Note. 1) Follow a condition of $\mathrm{V}_{\mathrm{LCD}} \geq \mathrm{V}_{\mathrm{LCD}} 0>\mathrm{V}_{\mathrm{LCD}} 1>\mathrm{V}_{\mathrm{LCD}} 2>\mathrm{V}_{\mathrm{LCD}} 3>\mathrm{V}_{\mathrm{LCD}} 4>\mathrm{V}_{\mathrm{LCD}} 5$.
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## LC450210PCH

Allowable Operating Ranges at $\mathrm{Ta}=-40$ to $+105^{\circ} \mathrm{C}, \mathrm{V} \mathrm{SS}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Supply voltage | VDD | $\begin{aligned} & \text { VDD, } \\ & \text { REGE = VDD } \end{aligned}$ | 4.5 |  | 5.5 | V |
|  |  | $\begin{aligned} & \text { VDD, } \\ & \text { REGE = VSS } \end{aligned}$ | 2.7 |  | 3.6 |  |
|  | VLCD | VLCD, <br> When VLCD is supplied from the outside. | 4.5 |  | 16.5 |  |
| Input base voltage for voltage booster | $\mathrm{V}_{\mathrm{BTI}}{ }^{1}$ | VBTII, $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V (REGE = VDD), Quadruple/Quintuple voltage booster is used. | 4.5 |  | VDD | V |
|  | $\mathrm{V}_{\mathrm{BTI}}{ }^{2}$ | VBTI1, VBTI2 (VBTI1 = VBTI2), <br> $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V (REGE = VSS), <br> Quadruple voltage booster is used. | 2.7 |  | $\begin{array}{r} V_{D D} \\ (\leq 3.6) \end{array}$ | V |
|  |  | VBTI1, VBTI2 (VBTI1 = VBTI2), <br> $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.3 V (REGE = VSS), <br> Quintuple voltage booster is used. | 2.7 |  | $\begin{array}{r} V_{D D} \\ (\leq 3.3) \end{array}$ |  |
| Input voltage for LCD drive bias voltage generator | $\mathrm{V}_{\mathrm{LCD}} 0$ | VLCDO, <br> Contrast adjuster is not used. | 4.5 (Note. 1) | (Note. 1) | $\mathrm{V}_{\mathrm{LCD}}$ <br> (Note. 1) | V |
|  | $V_{\text {LCD }}{ }^{1}$ <br> $V_{L C D}{ }^{2}$ <br> $V_{L C D}{ }^{3}$ <br> $V_{L C D}{ }^{4}$ | VLCD1, VLCD2, VLCD3, VLCD4, <br> LCD drive bias voltage generator is not used. |  | (Note.1) |  | V |
|  | $V_{\text {LCD }} 5$ | VLCD5 |  | 0 (Note.1) |  | V |
| Input High-level voltage | $\mathrm{V}_{\mathrm{IH}}{ }^{1}$ | $\begin{aligned} & \mathrm{CE}, \mathrm{CL}, \mathrm{DI}, \overline{\mathrm{RES}}, \mathrm{OSCI} \\ & \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}(\mathrm{REGE}=\mathrm{VDD}) \end{aligned}$ | 0.5V DD |  | 5.5 | V |
|  |  | CE, CL, DI, $\overline{R E S}, ~ O S C I$ $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V (REGE $\left.=\mathrm{VSS}\right)$ | 0.8 V DD |  | 3.6 |  |
|  | $\mathrm{V}_{\mathrm{IH}}{ }^{2}$ | REGE | 0.8 V DD |  | 5.5 |  |
| Input Low-level voltage | $\mathrm{V}_{\text {IL }} 1$ | CE, CL, DI, $\overline{R E S}$, TSIN1 to TSIN4, OSCI $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V (REGE $\left.=\mathrm{VDD}\right)$ | 0 |  | $0.2 V_{\text {DD }}$ | V |
|  |  | CE, CL, DI, $\overline{R E S}, ~ T S I N 1$ to TSIN4, OSCI $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V (REGE = VSS) | 0 |  | $0.2 V_{\text {DD }}$ |  |
|  | $\mathrm{V}_{\mathrm{IL}}{ }^{2}$ | REGE | 0 |  | $0.2 \mathrm{~V}_{\text {DD }}$ |  |
| External clock input frequency | ${ }^{\text {f CK }}$ | OSCI, <br> External clock operating mode [Fig.1] | 100 | 300 | 600 | kHz |
| External clock duty | DCK | OSCI, <br> External clock operating mode [Fig.1] | 30 | 50 | 70 | \% |
| Data setup time | tds | CL, DI [Fig.2], [Fig.3] | 160 |  |  | ns |
| Data hold time | tdh | CL, DI [Fig.2], [Fig.3] | 160 |  |  | ns |
| CE wait time | tcp | CE, CL [Fig.2], [Fig.3] | 160 |  |  | ns |
| CE setup time | tcs | CE, CL [Fig.2], [Fig.3] | 160 |  |  | ns |
| CE hold time | tch | CE, CL [Fig.2], [Fig.3] | 160 |  |  | ns |
| High-level clock pulse width | $t \phi H$ | CL [Fig.2], [Fig.3] | 160 |  |  | ns |
| Low-level clock pulse width | t $\dagger$ L | CL [Fig.2], [Fig.3] | 160 |  |  | ns |
| Rise time | tr | CE, CL, DI [Fig.2], [Fig.3] |  | 160 |  | ns |
| Fall time | tf | CE, CL, DI [Fig.2], [Fig.3] |  | 160 |  | ns |
| Reset pulse minimum width | twres | $\overline{\text { RES }} \quad$ [Fig.5] to [Fig.8] | 1.0 |  |  | ms |

(Note.1) Follow a condition of $V_{L C D} \geq V_{L C D} 0>V_{L C D} 1>V_{L C D} 2>V_{L C D} 3>V_{L C D} 4>V_{L C D} 5$.

[^1]
## LC450210PCH

Electrical Characteristics in the Allowable Operating Ranges

| Parameter | Symbol | PAD | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Hysteresis | $\mathrm{V}_{\mathrm{H}}$ | $\begin{aligned} & \mathrm{CE}, \mathrm{CL}, \mathrm{DI}, \\ & \mathrm{RES}, \mathrm{OSCI} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V (REGE $=\mathrm{VDD}$ ) |  | $0^{0.03 V} \mathrm{VD}$ |  | V |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V (REGE $=\mathrm{VSS}$ ) |  | $0^{0.05 V} \mathrm{VDD}$ |  |  |
| Input High-level current | ${ }^{1} \mathrm{H}^{1}$ | $\begin{aligned} & \mathrm{CE}, \mathrm{CL}, \mathrm{DI}, \\ & \mathrm{RES}, \mathrm{OSCI} \end{aligned}$ | $V_{\text {I }}=3.6 \mathrm{~V}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=5.5 \mathrm{~V},$ <br> Supply more than 2.7 V to $\mathrm{V}_{\mathrm{DD}}$ before $\mathrm{V}_{1}$ is input. |  |  | 5.0 |  |
|  | ${ }_{1 H}{ }^{2}$ | REGE | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 5.0 |  |
| Input Low-level current | ${ }_{\text {ILI }}{ }^{1}$ | $\begin{aligned} & \text { CE, CL, DI, } \\ & \hline \text { RES, } \\ & \text { TSIN1 to TSIN4, } \\ & \text { REGE, OSCI } \end{aligned}$ | $\mathrm{V}_{1}=0 \mathrm{~V}$ | -5.0 |  |  | $\mu \mathrm{A}$ |
| Input current for voltage booster | ${ }^{\text {I }}{ }_{\text {PTI }}{ }^{1}$ | VBTI1 | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{BTI}} 1=5.5 \mathrm{~V}, \mathrm{REGE}=\mathrm{VDD}$, Quadruple voltage booster is used. <br> Contrast adjuster is used. <br> LCD drive bias voltage generator is used. <br> Common and segment outputs are open. <br> display on (normal display) |  | 2,050 | 4,100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{BTI}} 1=5.5 \mathrm{~V}, \mathrm{REGE}=\mathrm{VDD},$ <br> Quintuple voltage booster is used. <br> Contrast adjuster is used. <br> LCD drive bias voltage generator is used. <br> Common and segment outputs are open. <br> display on (normal display) |  | 2,550 | 5,100 |  |
|  | ${ }^{1} \mathrm{BTI}^{2}$ | VBTI2 | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{BTI} 1}=\mathrm{V}_{\mathrm{BTI}} 2=3.6 \mathrm{~V}, \\ & \text { REGE }=\mathrm{VSS}, \end{aligned}$ <br> Quadruple voltage booster is used. <br> Contrast adjuster is used. <br> LCD drive bias voltage generator is used. <br> Common and segment outputs are open. display on (normal display) |  | 2,000 | 4,000 |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{BTI} 1} 1=\mathrm{V}_{\mathrm{BTI}} 2=3.3 \mathrm{~V}, \\ & \text { REGE }=\mathrm{VSS}, \end{aligned}$ <br> Quintuple voltage booster is used. <br> Contrast adjuster is used. <br> LCD drive bias voltage generator is used. <br> Common and segment outputs are open. display on (normal display) |  | 2,500 | 5,000 |  |
| ON-resistance of segment driver output | RONS | S1 to S200 | $\mathrm{V}_{\mathrm{LCD}}=4.5 \mathrm{~V}$ (with external supply), <br> $\mathrm{V}_{\mathrm{LCD}}{ }^{0}=4.5 \mathrm{~V}$ (with external input), <br> $\mathrm{V}_{\mathrm{LCD}}{ }^{1}$ to $\mathrm{V}_{\mathrm{LCD}}{ }^{5}=1 / 5$ bias (with external input) |  |  | 20 | k $\Omega$ |
| ON-resistance of common driver output | RONC | COM1 to COM16 | $\mathrm{V}_{\mathrm{LCD}}=4.5 \mathrm{~V}$ (with external supply), <br> $\mathrm{V}_{\mathrm{LCD}}{ }^{0}=4.5 \mathrm{~V}$ (with external input), <br> $V_{L C D}{ }^{1}$ to $V_{L C D} 5=1 / 5$ bias (with external input) |  |  | 20 | k $\Omega$ |
| Output voltage | $\mathrm{V}_{\mathrm{BTI}}{ }^{2}$ | VBTI2 | $\mathrm{V}_{\mathrm{BTI}}{ }^{1}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}(\mathrm{REGE}=\mathrm{VDD})$ <br> Voltage booster is used. <br> Contrast adjuster is not used. <br> LCD drive bias voltage generator is not used. <br> No-load. | 3.09 | 3.2 | 3.3 | V |
|  | $V_{\text {LCD }}$ | VLCD | Quadruple voltage booster is used. <br> Contrast adjuster is not used. <br> LCD drive bias voltage generator is not used. No-load. | $\begin{array}{r} \left(\mathrm{V}_{\mathrm{BT}}{ }^{2 \times 4}\right) \\ -0.4 \end{array}$ | $\mathrm{V}_{\mathrm{BTI}}{ }^{2 \times 4}$ | $\begin{array}{r} \left(\mathrm{V}_{\mathrm{BT}} 2 \times 4\right) \\ +0.4 \end{array}$ |  |
|  |  |  | Quintuple voltage booster is used. <br> Contrast adjuster is not used. <br> LCD drive bias voltage generator is not used. <br> No-load. | $\begin{array}{r} \left(\mathrm{V}_{\mathrm{BT}}{ }^{2 \times 5}\right) \\ -0.4 \end{array}$ | $\mathrm{V}_{\mathrm{BTI}} 2 \times 5$ | 16.5 |  |
| Oscillator frequency | fosc | Internal clock generator | Internal oscillator operating mode | 210 | 300 | 390 | kHz |

Continued on next page.

Continued from preceding page.

| Parameter | Symbol | PAD | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Power current | ${ }^{\prime} \mathrm{DD}^{1}$ | $V_{D D}$ | <Power-saving mode> $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V} \text { (REGE = VSS), }$ <br> communication inactive, Input level is $V_{S S}$ or $V_{D D}$. |  |  | 15 | $\mu \mathrm{A}$ |
|  |  |  | < Power-saving mode > $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}(\mathrm{REGE}=\mathrm{VDD}),$ <br> communication inactive, Input level is $V_{S S}$ or $V_{D D}$. |  | 50 | 120 |  |
|  | ${ }^{1} \mathrm{DD}^{2}$ | $V_{D D}$ | <Normal mode> $V_{D D}=3.6 \mathrm{~V} \text { (REGE = VSS), }$ <br> display on (normal display), <br> internal oscillator operating mode, communication inactive, Input level is $V_{S S}$ or $V_{D D}$. |  | 100 | 500 |  |
|  |  |  | < Normal mode > $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}($ REGE $=\mathrm{VDD})$, display on (normal display), internal oscillator operating mode, communication inactive, Input level is $V_{S S}$ or $V_{D D}$. |  | 150 | 600 |  |
|  | ${ }^{\prime} \mathrm{LCD}$ | $\mathrm{V}_{\mathrm{LCD}}$ | < Normal mode > <br> $V_{\text {LCD }}=16.5 \mathrm{~V}$ (with external supply), display on (normal display), <br> Voltage booster is not used. <br> Contrast adjuster is used. <br> LCD drive bias voltage generator is used. Common and segment outputs are open. |  | 500 | 1,000 |  |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

## LC450210PCH

(1) Clock timing of OSCI pad in the external clock operating mode
OSCI


$$
\begin{aligned}
& \mathrm{f}_{\mathrm{CK}}=\frac{1}{\mathrm{t}_{\mathrm{CK}}{ }^{\mathrm{H}+\mathrm{t} \mathrm{CK}} \mathrm{~L}}[\mathrm{kHz}] \\
& \mathrm{D}_{\mathrm{CK}}=\frac{\mathrm{t}_{\mathrm{CK}} \mathrm{H}}{\mathrm{t}_{\mathrm{CK}}{ }^{\mathrm{H}+\mathrm{t} \mathrm{CK}^{\mathrm{L}}} \times 100[\%]}
\end{aligned}
$$

[Fig.1]
(2) When CL is stopped at the low level

[Fig.2]
(3) When CL is stopped at the high level

CE

CL

DI

[Fig.3]

## LC450210PCH

## Block Diagram



Pad Functions

| Pad Name | Pad No. | Function | Active | I/O | Handling when unused |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | 231 to 234 | This is a power supply for logic block. <br> REGE = VDD: Supply a voltage from 4.5 V to 5.5 V to VDD. <br> REGE = VSS: Supply a voltage from 2.7 V to 3.6 V to VDD. <br> In addition, make sure to connect a capacitor between VDD and VSS. | - | - | - |
| VSS | $\begin{aligned} & 226 \text { to } 229, \\ & 235 \text { to } 243 \end{aligned}$ | Make sure to connect VSS to ground. | - | - | - |
| VLOGIC | 216 | This is a monitor of a regulator output for logic power supply. Do not use VLOGIC with an external circuit. | - | O | OPEN |
| REGE | 230 | This is an input for controlling the regulator of logic power supply and the regulator of voltage booster. <br> Depending on specification of power supply, make sure to connect REGE to VDD or VSS. <br> REGE = VDD: 5 V Power supply is used. <br> The regulator of logic power supply runs. <br> The regulator of voltage booster runs. <br> REGE = VSS: 3 V Power supply is used. <br> The regulator of logic power supply stops. <br> The regulator of voltage booster stops. | - | 1 | - |
| S1 to 200 | 2 to 201 | These are segment driver outputs. | - | 0 | OPEN |
| COM1 to 8, COM9 to16 | $\begin{aligned} & 313 \text { to } 320, \\ & 210 \text { to } 203 \end{aligned}$ | These are common driver outputs. | - | O | OPEN |
| VBTI1 | 244 to 248 | This is an input for a base voltage for voltage booster. <br> < When voltage booster is used > <br> Make sure to connect a capacitor between VBTI1 and VSS. <br> REGE = VDD: Input the voltage from 4.5 V to $\mathrm{V}_{\mathrm{DD}}[\mathrm{V}]$ to $\mathrm{VBTI1}$. <br> REGE = VSS: Connect VBTI1 to VBTI2, and Input the voltage from 2.7 V to $\mathrm{V}_{\mathrm{DD}}[\mathrm{V}]$ to VBTII. <br> (When quadruple booster is used : $\mathrm{V}_{\mathrm{BT}} 1 \leq 3.6 \mathrm{~V}$, <br> When quintuple booster is used : $\mathrm{V}_{\mathrm{BT}}{ }^{1} \leq 3.3 \mathrm{~V}$ ) <br> < When voltage booster is not used $>$ <br> Make sure to open VBTI1. | - | 1 | OPEN |
| VBTI2 | 249 to 253 | This is an input-output for a base voltage for voltage booster. <br> < When voltage booster is used > <br> Make sure to connect a capacitor between VBTI2 and VSS. <br> REGE = VDD: VBTI2 outputs a base voltage for voltage booster. <br> REGE = VSS: Connect VBTI1 to VBTI2, and Input the voltage from 2.7 V to $\mathrm{V}_{\mathrm{DD}}[\mathrm{V}]$ to VBTII. <br> (When quadruple booster is used : $\mathrm{V}_{\mathrm{BT} \mid}{ }^{1} \leq 3.6 \mathrm{~V}$, <br> When quintuple booster is used : $\mathrm{V}_{\mathrm{BT} \mid} 1 \leq 3.3 \mathrm{~V}$ ) <br> < When voltage booster is not used > <br> Make sure to open VBTI2. | - | I/O | OPEN |
| CP1P, CP12N, CP2P, CP3P, CP34N, CP4P | 254 to 257 , <br> 258 to 264, <br> 265 to 268, <br> 269 to 272 , <br> 273 to 279 , <br> 280 to 283 | These are Input-outputs for voltage booster. <br> $\leq$ When quadruple voltage booster is used $>$ <br> Make sure to connect a capacitor between CP1P(+) and CP12N(-). <br> Make sure to connect a capacitor between CP2P(+) and CP12N(-). <br> Make sure to connect a capacitor between CP3P(+) and CP34N(-). <br> Make sure to connect CP4P and VLCD. <br> $\leq$ When quintuple voltage booster is used $>$ <br> Make sure to connect a capacitor between CP1P(+) and CP12N(-). <br> Make sure to connect a capacitor between CP2P(+) and CP12N(-). <br> Make sure to connect a capacitor between CP3P(+) and CP34N(-). <br> Make sure to connect a capacitor between $\mathrm{CP} 4 \mathrm{P}(+)$ and $\mathrm{CP} 34 \mathrm{~N}(-)$. <br> <When voltage booster is not used > <br> Make sure to open CP1P, CP12N, CP2P, CP3P, CP34N and CP4P. | - | 1/O | OPEN |

Continued on next page.

Continued from preceding page.

| Pad Name | Pad No. | Function | Active | I/O | Handling when unused |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VLCD | 284 to 289 | This is a power supply for LCD driver block. <br> Make sure to connect a capacitor between VLCD and VSS. <br> < When voltage booster is used > <br> (i) When quadruple booster is used: VLCD outputs the booster voltage $\left(\mathrm{V}_{\mathrm{BT}}{ }^{2} \times 4\right)$. <br> (ii) When quintuple booster is used: VLCD outputs the booster voltage $\left(\mathrm{V}_{\mathrm{BT}} 2 \times 5\right)$. <br> $\leq$ When voltage booster is not used $>$ <br> Supply a voltage from 4.5 V to 16.5 V to VLCD. <br> When contrast adjuster is used, follow a condition of $\mathrm{V}_{\mathrm{LCD}} \geq \mathrm{V}_{\mathrm{LCD}}{ }^{0}+2.4 \mathrm{~V}$. | - | I/O | - |
| VLCD0 | 290 to 294 | This is an input-output for the LCD drive bias voltage (High level). <br> Make sure to connect a capacitor between VLCD0 and VLCD5. <br> $\leq$ When contrast adjuster is used $>$ <br> VLCDO outputs the LCD drive bias voltage (High level) set by "Set of display contrast" instruction (CT0 to CT5). <br> Follow a condition of $\mathrm{V}_{\mathrm{LCD}} 0 \leq \mathrm{V}_{\mathrm{LCD}}-2.4 \mathrm{~V}$. <br> <When contrast adjuster is not used > <br> Input the LCD drive bias voltage (High level) to $\mathrm{V}_{\mathrm{LCD}} 0$ from the outside, and follow a condition of $\mathrm{V}_{\mathrm{LCD}} 1<\mathrm{V}_{\mathrm{LCD}} 0 \leq \mathrm{V}_{\mathrm{LCD}}$. | - | I/O | OPEN |
| VLCD1 | 306 to 308 | This is an input-output for the LCD drive bias voltage ( $3 / 4$ level, $4 / 5$ level). <br> Make sure to connect a capacitor between VLCD1 and VLCD5. <br> $\leq$ When LCD drive bias voltage generator is used $>$ <br> (i) When $1 / 4$ bias is used: VLCD1 outputs the LCD drive bias voltage $\left(3 / 4 \times \mathrm{V}_{\mathrm{LCD}} 0\right)$. <br> (ii) When $1 / 5$ bias is used: VLCD1 outputs the LCD drive bias voltage $\left(4 / 5 \times \mathrm{V}_{\mathrm{LCD}} 0\right)$. <br> < When LCD drive bias voltage generator is not used > <br> (i) When $1 / 4$ bias is used: Input the LCD drive bias voltage $\left(3 / 4 \times \mathrm{V}_{\mathrm{LCD}} 0\right)$ to VLCD1 from the outside, and follow a condition of $\mathrm{V}_{\mathrm{LCD}}{ }^{2}<\mathrm{V}_{\mathrm{LCD}}{ }^{1}$ $<\mathrm{V}_{\mathrm{LCD}} 0$. <br> (ii) When $1 / 5$ bias is used: Input the LCD drive bias voltage $\left(4 / 5 \times \mathrm{V}_{\mathrm{LCD}} 0\right)$ to VLCD1 from the outside, and follow a condition of $V_{L C D}{ }^{2}<V_{L C D}{ }^{1}$ $<\mathrm{V}_{\mathrm{LCD}} 0$. | - | 1/O | OPEN |
| VLCD2 | 300 to 302 | This is an input-output for the LCD drive bias voltage ( $2 / 4$ level, $3 / 5$ level). <br> Make sure to connect a capacitor between VLCD2 and VLCD5. <br> $\leq$ When LCD drive bias voltage generator is used $>$ <br> (i) When $1 / 4$ bias is used: VLCD2 outputs the LCD drive bias voltage $\left(2 / 4 \times \mathrm{V}_{\mathrm{LCD}} 0\right)$. <br> (ii) When $1 / 5$ bias is used: VLCD2 outputs the LCD drive bias voltage $\left(3 / 5 \times \mathrm{V}_{\mathrm{LCD}} 0\right)$. <br> <When LCD drive bias voltage generator is not used > <br> (i) When $1 / 4$ bias is used: Input the LCD drive bias voltage $\left(2 / 4 \times \mathrm{V}_{\mathrm{LCD}} 0\right)$ to VLCD 2 from the outside, and follow a condition of $\mathrm{V}_{\mathrm{LCD}}{ }^{4}<\mathrm{V}_{\mathrm{LCD}}{ }^{2}$ $<\mathrm{V}_{\mathrm{LCD}}{ }^{1}$. <br> (ii) When $1 / 5$ bias is used: Input the LCD drive bias voltage $\left(3 / 5 \times \mathrm{V}_{\mathrm{LCD}} 0\right)$ to VLCD 2 from the outside, and follow a condition of $\mathrm{V}_{\mathrm{LCD}} 3<\mathrm{V}_{\mathrm{LCD}}{ }^{2}$ $<\mathrm{V}_{\mathrm{LCD}}{ }^{1}$. | - | I/O | OPEN |
| VLCD3 | 303 to 305 | This is an input-output for the LCD drive bias voltage ( $2 / 5$ level). <br> $\leq$ When LCD drive bias voltage generator is used $>$ <br> (i) When $1 / 4$ bias is used: Make sure to open VLCD3. <br> (ii) When $1 / 5$ bias is used: VLCD3 outputs the LCD drive bias voltage $\left(2 / 5 \times \mathrm{V}_{\mathrm{LCD}} 0\right)$. Make sure to connect a capacitor between VLCD3 and VLCD5. <br> < When LCD drive bias voltage generator is not used > <br> (i) When $1 / 4$ bias is used: Make sure to open VLCD3. <br> (ii) When $1 / 5$ bias is used: Make sure to connect a capacitor between VLCD3 and VLCD5. Input the LCD drive bias voltage $\left(2 / 5 \times \mathrm{V}_{\mathrm{LCD}} 0\right)$ to VLCD3 from the outside, and follow a condition of $\mathrm{V}_{\mathrm{LCD}} 4<$ $\mathrm{V}_{\mathrm{LCD}}{ }^{3}<\mathrm{V}_{\mathrm{LCD}} 2$. | - | I/O | OPEN |

Continued from preceding page.

| Pad Name | Pad No. | Function | Active | I/O | Handling when unused |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VLCD4 | 309 to 311 | This is an input-output for the LCD drive bias voltage ( $1 / 4$ level, $1 / 5$ level). <br> Make sure to connect a capacitor between VLCD4 and VLCD5. <br> < When LCD drive bias voltage generator is used > <br> (i) When $1 / 4$ bias is used: VLCD4 outputs the LCD drive bias voltage $\left(1 / 4 \times V_{L C D}\right)^{0}$. <br> (ii) When $1 / 5$ bias is used: VLCD4 outputs the LCD drive bias voltage $\left(1 / 5 \times \mathrm{V}_{\mathrm{LCD}} 0\right)$. <br> <When LCD drive bias voltage generator is not used > <br> (i) When $1 / 4$ bias is used: Input the LCD drive bias voltage $\left(1 / 4 \times \mathrm{V}_{\mathrm{LCD}} 0\right)$ to VLCD4 from the outside, and follow a condition of $\mathrm{V}_{\mathrm{LCD}} 5<\mathrm{V}_{\mathrm{LCD}} 4$ $<\mathrm{V}_{\mathrm{LCD}}{ }^{2}$. <br> (ii) When $1 / 5$ bias is used: Input the LCD drive bias voltage $\left(1 / 5 \times \mathrm{V}_{\mathrm{LCD}} 0\right)$ to VLCD4 from the outside, and follow a condition of $\mathrm{V}_{\mathrm{LCD}} 5<\mathrm{V}_{\mathrm{LCD}} 4$ $<\mathrm{V}_{\mathrm{LCD}}{ }^{3}$. | - | I/O | OPEN |
| VLCD5 | 295 to 299 | This is an input-output for the LCD drive bias voltage (Low level). <br> Make sure to connect VLCD5 to VSS even if the LCD drive bias generator is not used. | - | 1 | VSS |
| OSCI | 221 | This is an input for the external clock, when external clock operating mode is selected. <br> By "Set of display method" instruction, <br> OC = 0 (internal oscillator operating mode): Make sure to connect OSCI to VSS. <br> OC = 1 (external clock operating mode): OSCI is used to input the external clock. | - | 1 | VSS |
| CE | 218 | These are Inputs for transferring serial data. These pads are connected to a controller. <br> CE: Chip enables. <br> CL: Synchronous clock. <br> DI: Transfer data. | H | 1 | VSS |
| CL | 220 |  | 个 | 1 |  |
| DI | 219 |  | - | 1 |  |
| $\overline{\text { RES }}$ | 217 | This is an input for reset of this LSI. <br> $\overline{\mathrm{RES}}=\mathrm{VSS}$ : The state of this LSI is reset. <br> Refer to about the "System Reset". <br> $\overline{\text { RES }}=$ VDD: Normal state . | L | 1 | VSS |
| TSIN1 to TSIN4 | 222 to 225 | These are inputs for a test. <br> Make sure to connect these pads to VSS. | - | 1 | VSS |
| TSOUT1 to TSOUT3 | 212 to 214 | These are outputs for a test. Make sure to open these pads. | - | 0 | OPEN |
| TSO | 215 | These are output for a test. Make sure to open this pad. | - | 0 | OPEN |
| DUMMY | 1, 202, 211, 312 | These are dummy pads. <br> These pads are not available. Don't connect between dummy pads. <br> Moreover, don't use them with an external circuit. | - | - | OPEN |

## Correspondence of RAM and Segment Output Pad

|  |  | Segment output pad |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set of column address direction | Normal direction (SDIR = "0") | S1 | S2 | S3 | S4 | S5 | S6 | S7 | S8 | S9 | S10 | ...... | S193 | S194 | S195 | S196 | S197 | S198 | S199 | S200 |  |  |
|  | Reversed direction (SDIR = "1") | S200 | S199 | S198 | S197 | S196 | S195 | S194 | S193 | S192 | S191 | ...... | S8 | S7 | S6 | S5 | S4 | S3 | S2 | S1 |  |  |
| Page address | 0 | D1_1 | D2_1 | D3_1 | D4_1 | D5_1 | D6_1 | D7_1 | D8_1 | D9_1 | D10_1 | ...... | D193_1 | D194_1 | D195_1 | D196_1 | D197_1 | D198_1 | D199_1 | D200_1 | OH |  |
|  |  | D1_2 | D2_2 | D3_2 | D4_2 | D5_2 | D6_2 | D7_2 | D8_2 | D9_2 | D10_2 | ...... | D193_2 | D194_2 | D195_2 | D196_2 | D197_2 | D198_2 | D199_2 | D200_2 | 1H |  |
|  |  | D1_3 | D2_3 | D3_3 | D4_3 | D5_3 | D6_3 | D7_3 | D8_3 | D9_3 | D10_3 | ...... | D193_3 | D194_3 | D195_3 | D196_3 | D197_3 | D198_3 | D199_3 | D200_3 | 2 H |  |
|  |  | D1_4 | D2_4 | D3_4 | D4_4 | D5_4 | D6_4 | D7_4 | D8_4 | D9_4 | D10_4 | ...... | D193_4 | D194_4 | D195_4 | D196_4 | D197_4 | D198_4 | D199_4 | D200_4 | 3 H |  |
|  |  | D1_5 | D2_5 | D3_5 | D4_5 | D5_5 | D6_5 | D7_5 | D8_5 | D9_5 | D10_5 | ...... | D193_5 | D194_5 | D195_5 | D196_5 | D197_5 | D198_5 | D199_5 | D200_5 | 4H |  |
|  |  | D1_6 | D2_6 | D3_6 | D4_6 | D5_6 | D6_6 | D7_6 | D8_6 | D9_6 | D10_6 | ...... | D193_6 | D194_6 | D195_6 | D196_6 | D197_6 | D198_6 | D199_6 | D200_6 | 5H | Line |
|  |  | D1_7 | D2_7 | D3_7 | D4_7 | D5_7 | D6_7 | D7_7 | D8_7 | D9_7 | D10_7 | ...... | D193_7 | D194_7 | D195_7 | D196_7 | D197_7 | D198_7 | D199_7 | D200_7 | 6H | address |
|  |  | D1_8 | D2_8 | D3_8 | D4_8 | D5_8 | D6_8 | D7_8 | D8_8 | D9_8 | D10_8 | ...... | D193_8 | D194_8 | D195_8 | D196_8 | D197_8 | D198_8 | D199_8 | D200_8 | 7H |  |
|  | 1 | D1_9 | D2_9 | D3_9 | D4_9 | D5_9 | D6_9 | D7_9 | D8_9 | D9_9 | D10_9 | ...... | D193_9 | D194_9 | D195_9 | D196_9 | D197_9 | D198_9 | D199_9 | D200_9 | 8H | LNAO |
| PGA |  | D1_10 | D2_10 | D3_10 | D4_10 | D5_10 | D6_10 | D7_10 | D8_10 | D9_10 | D10_10 | ...... | D193_10 | D194_10 | D195_10 | D196_10 | D197_10 | D198_10 | D199_10 | D200_10 | 9H | to |
|  |  | D1_11 | D2_11 | D3_11 | D4_11 | D5_11 | D6_11 | D7_11 | D8_11 | D9_11 | D10_11 | ...... | D193_11 | D194_11 | D195_11 | D196_11 | D197_11 | D198_11 | D199_11 | D200_11 | AH | LNA3 |
|  |  | D1_12 | D2_12 | D3_12 | D4_12 | D5_12 | D6_12 | D7_12 | D8_12 | D9_12 | D10_12 | ...... | D193_12 | D194_12 | D195_12 | D196_12 | D197_12 | D198_12 | D199_12 | D200_12 | BH |  |
|  |  | D1_13 | D2_13 | D3_13 | D4_13 | D5_13 | D6_13 | D7_13 | D8_13 | D9_13 | D10_13 | ...... | D193_13 | D194_13 | D195_13 | D196_13 | D197_13 | D198_13 | D199_13 | D200_13 | CH |  |
|  |  | D1_14 | D2_14 | D3_14 | D4_14 | D5_14 | D6_14 | D7_14 | D8_14 | D9_14 | D10_14 | ...... | D193_14 | D194_14 | D195_14 | D196_14 | D197_14 | D198_14 | D199_14 | D200_14 | DH |  |
|  |  | D1_15 | D2_15 | D3_15 | D4_15 | D5_15 | D6_15 | D7_15 | D8_15 | D9_15 | D10_15 | ...... | D193_15 | D194_15 | D195_15 | D196_15 | D197_15 | D198_15 | D199_15 | D200_15 | EH |  |
|  |  | D1_16 | D2_16 | D3_16 | D4_16 | D5_16 | D6_16 | D7_16 | D8_16 | D9_16 | D10_16 | $\ldots$ | D193_16 | D194_16 | D195_16 | D196_16 | D197_16 | D198_16 | D199_16 | D200_16 | FH |  |
|  |  | 00H | 01H | 02H | 03H | 04H | 05H | 06H | 07H | 08H | 09H | ...... | COH | C 1 H | C 2 H | C3H | C4H | C5H | C6H | C7H |  |  |
|  |  | Column address CRAO to CRA7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## LC450210PCH

## Transfer Format of Serial Data

This LSI has several internal registers. These internal registers are written by CCB interface. Structure of transfer bits consists of CCB address and instruction data. First 8 bits are CCB address. The subsequent bits are instruction data. The bit number of instruction data is different depending on an instruction, and these bits are from 16 bits to 272 bits.
The serial data is taken by the positive edge of the CL signal, which is latched by the negative edge of the CE signal. When the number of data in CE = "High level" period is different from the defined number, LSI does not execute the instruction and holds the old state. For more information about the number of instruction data, refer to "Instruction Table".
(1) When CL is stopped at the low level

(2) When CL is stopped at the high level


- B0 to B3, A0 to A3
- D0 to D271 ......... Instruction data (from 16 bits to 272 bits)


## Instruction Table

| Instruction | D0D1 D2 D3 <br>    <br>    |  |  |  |  |  |  | $\qquad$ | $\qquad$ | $\begin{gathered} \hline \text { Total } \\ \text { bits } \\ \text { (Note.3) } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set of display method (Note.1) |  |  |  |  | $\square$ |  |  |  |  | 32 |
| Control of display ON / OFF (Note.2) |  |  |  |  |  |  |  | 0 0 $00{ }^{0} 11100$ |  | 16 |
| Set of line address |  | .. |  |  |  |  |  |  |  | 16 |
| Write display data to RAM ( $8 \times 15$ bits in a lump) (Note.4) |  |  |  |  |  | 0 0 0 0 0 0 0 <br>  0      <br>        <br>        |  |  |  | 144 |
| Write display data to RAM ( $16 \times 16$ bits in a lump) (Note.5) |  |  |  |  |  |  |  |  | $\square$ | 272 |
| Set of display contrast |  |  |  |  |  |  | (:c:c:c:c:c |  |  | 16 |

(Note.1) "Set of display method" instruction must be executed first. If voltage booster, contrast adjuster and LCD drive bias voltage generator are used, wait time shown from (1) to (3) is needed for stabilization of each circuit after having reset a system by RES $=$ "Low level".
(Note.2) When power-saving mode is changed to normal mode ( $\mathrm{BU}=$ " 1 " to " 0 "), wait time shown from (1) to (3) is needed for stabilization of each circuit.
When normal mode is changed to power-saving mode (BU="0" to "1"), secure a stop transition time (discharge time) more than 200[msec]
(1) When voltage booster, contrast adjuster and LCD drive bias voltage generator are used (DBC="1", CTC0,CTC1="1,1"), the stabilization time of these circuits is 200 [msec]
(2) When contrast adjuster and LCD drive bias voltage generator are used ( $D B C=" 0$ ", $C T C 0, C T C 1=" 1,1$ "), the stabilization time of these circuits is $20[\mathrm{msec}$ ].
(3) When LCD drive bias voltage generator is used ( $D B C=" 0$ ", $C T C 0, C T C 1=" 0,1$ "), the stabilization time of this circuit is $20[\mathrm{msec}]$.

* Refer from [Fig.5] to [Fig.9].
(Note.3) When the number of instruction data which want to execute is different from the number of transferred instruction data, the transferred instruction data is ignored
(Note.4) $n=1$ to $186, n+14=15$ to 200, $m=1,9$
(Note.5) $n=1$ to $185, \mathrm{n}+15=16$ to $200, \mathrm{~m}=1$


## LC450210PCH

## Explanation of Instruction Data

## 1. "Set of display method" instruction

The display method is set by "Set of display method" instruction.
After having reset a system by $\overline{\text { RES }}=$ "Low level", make sure to execute "Set of display method" first.

| Instruction data (32 bits) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D240 | D241 | D242 | D243 | D244 | D245 | D246 | D247 | D248 | D249 | D250 | D251 | D252 | D253 | D254 | D255 | D256 | D257 | D258 | D259 | D260 | D261 | D262 | D263 | D264 | D265 | D266 | D267 | D268 | D269 | D270 | D271 |
| OC | 0 | 1 | 0 | DBC | CTCO | CTC1 | 0 | DT0 | DT1 | DT2 | DT3 | DR | WVC | 1 | 0 | CDIR | SDIR | 1 | 0 | DBF0 | DBF1 | DBF2 | 0 | FC0 | FC1 | FC2 | FC3 | 0 | 0 | 0 | 1 |
|  |  |  |  |  |  |  |  | (LSB) |  |  | (MSB) |  |  |  |  |  |  |  |  | (LSB) |  | (MSB) |  | (LSB) |  |  | (MSB) |  |  |  |  |

(1-1) $\mathrm{OC} \cdots$ This is control data to set a fundamental clock operating mode.
Internal oscillator operating mode and external clock operating mode are set by this control data.
When the internal oscillator operating mode is set, clock generator begins to run after power-saving mode is canceled (BU = " 0 ").

| OC | Fundamental clock operating mode | The state of OSCI |
| :---: | :---: | :---: |
| 0 | Internal oscillator operating mode | Make sure to connect OSCI to VSS. |
| 1 | External clock operating mode | Input the clock f CK from 100 to $600[\mathrm{kHz}]$. |

(1-2) DBC $\cdots$ This is control data to set a state of voltage booster.
Run or Stop of voltage booster is set by this control data.
About the combination of $\mathrm{DBC}, \mathrm{CTC} 0$ and CTC 1 , refer to the following table.
(1-3) CTC0, CTC1 $\cdots$ These are control data to set a state of contrast adjuster and LCD drive bias voltage generator. Run or Stop of contrast adjuster and LCD drive bias voltage generator is set by these control data. About the combination of DBC, CTC0 and CTC1, refer to the following table.

| DBC | CTC0 | CTC1 | Voltage booster | Contrast adjuster | LCD drive bias voltage generator |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Stop | Stop | Stop |
| 0 | 0 | 1 | Stop | Stop | Run |
| 0 | 1 | 0 | Stop | Run | Stop |
| 0 | 1 | 1 | Stop | Run | Run |
| 1 | 0 | 0 | Run | Stop | Stop |
| 1 | 0 | 1 | Run | Stop | Run |
| 1 | 1 | 0 | Run | Run | Stop |
| 1 | 1 | 1 | Run | Run | Run |

About the state of Voltage booster, VBTI1, VBTI2 and VLCD, refer to the following table.

| The state of voltage booster | The state of VBTI1 | The state of VBTI2 | The state of VLCD |
| :---: | :---: | :---: | :---: |
| Unused | Make sure to open VBTI1. | Make sure to open VBTI2. | Supply a voltage from 4.5 V to 16.5 V to VLCD from the outside. |
| Quadruple voltage booster is used. | < REGE = VDD > <br> Input the voltage from 4.5 V to $\mathrm{V}_{\mathrm{DD}}[\mathrm{V}]$ to VBTII. < REGE = VSS > <br> Connect VBTI1 to VBTI2. | < REGE = VDD > <br> VBTI2 outputs a base voltage for voltage booster. <br> < REGE = VSS > <br> Connect VBTI1 to VBTI2, and Input the voltage from 2.7 V to $\mathrm{V}_{\mathrm{DD}}[\mathrm{V}](\leq 3.6 \mathrm{~V})$ to VBTII. | VLCD outputs the $\left(\mathrm{V}_{\mathrm{BT}}{ }^{2} \times 4\right)$ voltage |
| Quintuple voltage booster is used. | ```< REGE = VDD > Input the voltage from 4.5 V to V }\mp@subsup{\textrm{VD}}{\textrm{D}}{[V]}\mathrm{ to VBTI1. < REGE = VSS > Connect VBTI1 to VBTI2.``` | < REGE = VDD > <br> VBTI2 outputs a base voltage for voltage booster. < REGE = VSS > <br> Connect VBTI1 to VBTI2, and Input the voltage from 2.7 V to $\mathrm{V}_{\mathrm{DD}}[\mathrm{V}](\leq 3.3 \mathrm{~V})$ to VBTII. | VLCD outputs the $\left(\mathrm{V}_{\mathrm{BT}}{ }^{2} \times 5\right)$ voltage |

(Note.1) During (1) or (2) time, voltage booster stops forcibly and is the discharge state. In the discharge state, the electric potential of VLCD is same as VBTI1.
(1) The period of $\overline{\mathrm{RES}}=$ "Low level" (Regardless of the setting of voltage booster)
(2) $\mathrm{DBC}=$ " 1 " is set by "Set of display method" instruction, and power-saving mode $(\mathrm{BU}=$ " 1 ") is set by "Control of display ON / OFF" instruction.

## LC450210PCH

(Note.2) The peripheral circuit of VBTI1, VBTI2, CP1P, CP12N, CP2P, CP3P, CP34N, CP4P and VLCD is as follows. Only changing the connection of CP4P, a multiple of the voltage booster is selectable.

< 5 V Power supply (REGE=VDD),
Quintuple voltage boost is used (DBC=" 1 ") >

< 5 V Power supply (REGE=VDD),
Voltage booster is not used (DBC=" 0 ") >

< 3 V Power supply (REGE=VSS),
Quadruple voltage booster is used (DBC="1") >

< 3 V Power supply (REGE=VSS),
Quintuple voltage boost is used (DBC="1") >

< 3 V Power supply (REGE=VSS),
Voltage booster is not used (DBC=" 0 ") >


## LC450210PCH

About the state of contrast adjuster, LCD drive bias voltage generator and the state from VLCD1 to VLCD4, refer to the following table.

| The state of contrast adjuster | The state of LCD drive bias voltage generator | The state of VLCD0 | The state from VLCD1 to VLCD4 |
| :---: | :---: | :---: | :---: |
| Unused | Unused | Input LCD drive bias voltage (High level) to VLCDO from the outside. | Input LCD drive bias voltage (Middle level) to pads from VLCD1 to VLCD4 from the outside. <br> (When $1 / 4$ bias is used, make sure to open VLCD3.) |
| Use | Unused | VLCDO outputs the LCD drive bias voltage (High level) set by "Set of display contrast" instruction (CT0 to CT5). Make sure to connect a capacitor between VLCD0 and VLCD5. | Input LCD drive bias voltage (Middle level) to pads from VLCD1 to VLCD4 from the outside. <br> (When $1 / 4$ bias is used, make sure to open VLCD3.) |
| Unused | Use | Input LCD drive bias voltage (High level) to VLCDO from the outside. | Pads from VLCD1 to VLCD4 outputs LCD drive bias voltage (Middle level). <br> Make sure to connect a capacitor between pads from VLCD1 to VLCD4 and VLCD5. <br> (When $1 / 4$ bias is used, make sure to open VLCD3.) |
| Use | Use | VLCDO outputs the LCD drive bias voltage (High level) set by "Set of display contrast" instruction (CT0 to CT5). Make sure to connect a capacitor between VLCD0 and VLCD5. | Pads from VLCD1 to VLCD4 outputs LCD drive bias voltage (Middle level). <br> Make sure to connect a capacitor between pads from VLCD1 to VLCD4 and VLCD5. <br> (When $1 / 4$ bias is used, make sure to open VLCD3.) |

(Note.1) During (1) or (2) or (3) time, contrast adjuster and LCD drive bias voltage generator stop forcibly, and are the discharge state. In the discharge state, the electric potential of VLCD0, VLCD1, VLCD2, VLCD3 and VLCD4 are same as VLCD5.
(1) The period of $\overline{\text { RES }}=$ "Low level" (Regardless of the setting of contrast adjuster and LCD drive bias voltage generator)
(2) $\mathrm{CTC} 0=$ " 1 " is set by "Set of display method" instruction, and power-saving mode ( $\mathrm{BU}=$ " 1 ") is set by "Control of display ON / OFF" instruction.
(3) $\mathrm{CTC} 1=$ " 1 " is set by "Set of display method" instruction, and power-saving mode ( $\mathrm{BU}=$ " 1 ") is set by "Control of display ON / OFF" instruction.
(Note.2) When $1 / 4$ bias is set $(\mathrm{DR}=$ " 0 "), set a peripheral circuit from VLCD0 to VLCD5 as follows.
$\frac{\text { Contrast adjuster and LCD drive bias voltage }}{\left.\text { generator are used. (CTC } 0, C T C 1=" 1,1^{\prime \prime}\right)>}$

$\mathrm{V}_{\mathrm{LCD}} 0 \leq \mathrm{V}_{\mathrm{LCD}}-2.4[\mathrm{~V}]$
< Contrast adjuster is used, and LCD drive bias voltage generator is not used. (CTC0,CTC1="1,0") >

< Contrast adjuster is not used, and LCD drive bias voltage generator is used. (CTC0,CTC1=" 0,1 ") >

< Contrast adjuster and LCD drive bias voltage generator are not used. (CTC0,CTC1="0,0") $>$


## LC450210PCH

(Note.3) When $1 / 5$ bias is set ( $\mathrm{DR}=$ " 1 "), set a peripheral circuit from VLCD0 to VLCD5 as follows.
< Contrast adjuster and LCD drive bias voltage generator are used. (CTC0,CTC1="1,1") >
< Contrast adjuster is used, and LCD drive bias voltage generator is not used. (CTC0,CTC1="1,0") >

< Contrast adjuster is not used, and LCD drive bias voltage generator is used. (CTC0,CTC1=" 0,1 ") >

< Contrast adjuster and LCD drive bias voltage generator are not used. (CTC0,CTC1="0,0") >

(1-4) DT0 to DT3 $\cdots$ These are control data to set duty from $1 / 8$ to $1 / 16$.
Duty from $1 / 8$ to $1 / 16$ is set by these control data.

| DT0 | DT1 | DT2 | DT3 | Duty | The state from COM1 to COM16 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Pads which output scan pulse |  | Pads which output pulse of display off |  |
|  |  |  |  |  | Normal scan CDIR = "0" | Reversed scan CDIR = "1" | Normal scan CDIR = "0" | Reversed scan CDIR = "1" |
| 0 | 0 | 0 | 0 | 1/8 duty | COM1 to COM8 | COM16 to COM9 | COM9 to COM16 | COM8 to COM1 |
| 1 | 0 | 0 | 0 | 1/9 duty | COM1 to COM9 | COM16 to COM8 | COM10 to COM16 | COM7 to COM1 |
| 0 | 1 | 0 | 0 | 1/10 duty | COM1 to COM10 | COM16 to COM7 | COM11 to COM16 | COM6 to COM1 |
| 1 | 1 | 0 | 0 | 1/11 duty | COM1 to COM11 | COM16 to COM6 | COM12 to COM16 | COM5 to COM1 |
| 0 | 0 | 1 | 0 | 1/12 duty | COM1 to COM12 | COM16 to COM5 | COM13 to COM16 | COM4 to COM1 |
| 1 | 0 | 1 | 0 | 1/13 duty | COM1 to COM13 | COM16 to COM4 | COM14 to COM16 | COM3 to COM1 |
| 0 | 1 | 1 | 0 | 1/14 duty | COM1 to COM14 | COM16 to COM3 | COM15, COM16 | COM2, COM1 |
| 1 | 1 | 1 | 0 | 1/15 duty | COM1 to COM15 | COM16 to COM2 | COM16 | COM1 |
| X | X | X | 1 | 1/16 duty | COM1 to COM16 | COM16 to COM1 | - | - |

X : don't care

## LC450210PCH

(1-5) DR $\cdots$ This is control data to set $1 / 4$ bias or $1 / 5$ bias.
$1 / 4$ bias or $1 / 5$ bias is set by this control data.

| DR | Bias | VLCD1 voltage | VLCD2 voltage | VLCD3 voltage | VLCD4 voltage |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $1 / 4$ bias | $3 / 4 \mathrm{~V}_{\mathrm{LCD}} 0$ | $2 / 4 \mathrm{~V}_{\mathrm{LCD}} 0$ | Make sure to open VLCD 3 | $1 / 4 \mathrm{~V}_{\mathrm{LCD}} 0$ |
| 1 | $1 / 5$ bias | $4 / 5 \mathrm{~V}_{\mathrm{LCD}} 0$ | $3 / 5 \mathrm{~V}_{\mathrm{LCD}} 0$ | $2 / 5 \mathrm{~V}_{\mathrm{LCD}} 0$ | $1 / 5 \mathrm{~V}_{\mathrm{LCD}} 0$ |

(1-6) WVC $\cdots$ This is control data to set inversion drive of LCD drive waveform. Line inversion or frame inversion is set by this control data.

| WVC | LCD drive waveform |
| :---: | :---: |
| 0 | Line inversion |
| 1 | Frame inversion |

(1-7) CDIR $\cdots$ This is control data to set scan direction of common outputs. Scan direction of common outputs is set by this control data.

| CDIR | Scan direction of common outputs |
| :---: | :---: |
| 0 | Normal scan $\quad(\mathrm{COM} 1 \rightarrow$ COM2 $\rightarrow$ COM3 $\rightarrow \cdots \cdots \rightarrow$ COM15 $\rightarrow$ COM16) |
| 1 | Reversed scan (COM16 $\rightarrow$ COM15 $\rightarrow$ COM14 $\rightarrow \cdots \cdots \rightarrow$ COM2 $\rightarrow$ COM1) |

(1-8) SDIR $\cdots$ This is control data to set a correspondence of a segment output and a column address of RAM. A correspondence of a segment output and a column address of RAM are set by this control data. Only just changing the setting of SDIR data does not change the display of LCD. When display data is written to RAM, column address of RAM is converted. Then display data is saved to there.

| SDIR | Correspondence of a segment output and a column address of RAM |
| :---: | :---: |
| 0 | Normal direction <br> (Column address "CRA0 to CRA7 $=00 \mathrm{H}, 01 \mathrm{H}, 02 \mathrm{H}, \rightarrow \mathrm{C} 5 \mathrm{H}, \mathrm{C} 6 \mathrm{H}, \mathrm{C} 7 \mathrm{H}$ " of RAM corresponds to segment output " $\mathrm{S} 1, \mathrm{~S} 2, \mathrm{~S} 3, \rightarrow$, S 198 , S199, S200".) |
| 1 | Reversed direction <br> (Column address "CRA0 to CRA7=00H, 01H, 02H, $\rightarrow \mathrm{C} 5 \mathrm{H}, \mathrm{C} 6 \mathrm{H}, \mathrm{C} 7 \mathrm{H}$ " of RAM corresponds to segment output "S200, S199, S198, $\rightarrow$, S3, S2, S1".) |

(1-9) DBF0 to DBF2 $\cdots$ These are control data to set clock frequency of voltage booster. A clock frequency of voltage booster is set by these control data.

| DBF0 | DBF1 | DBF2 | Clock frequency of voltage booster (fcp) |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | fosc/12 or f ${ }^{\text {CK } / 12}$ |
| 1 | 0 | 0 | fosc/14 or $\mathrm{CKK}^{1 / 14}$ |
| 0 | 1 | 0 | fosc/18 or fCK/18 |
| 1 | 1 | 0 | fosc/22 or f $\mathrm{CK}^{/ 22}$ |
| 0 | 0 | 1 | fosc/26 or f ${ }^{\text {ck }} / 26$ |
| 1 | 0 | 1 | fosc/28 or f $\mathrm{CK}^{\prime} / 28$ |
| 0 | 1 | 1 | fosc/30 or f $\mathrm{CK}^{\prime} / 30$ |
| 1 | 1 | 1 | fosc/34 or f $\mathrm{CK}^{\text {/34 }}$ |

## LC450210PCH

（1－10）FC0 to FC3 $\cdots$ These are control data to set frame frequency of common and segment output waveforms．
A frame frequency of common and segment output waveforms are set by these control data．

| FC0 | FC1 | FC2 | FC3 | Frame frequency fo［Hz］ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1／8 duty | 1／9 duty | 1／10 duty | 1／11 duty | 1／12 duty |
| 0 | 0 | 0 | 0 | $\begin{gathered} \hline \text { fosc }(\mathrm{f} \mathrm{CK}) / 4352 \\ \langle 68.9[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \hline \hline \text { fosc }(\mathrm{f} \mathrm{CK}) / 4320 \\ <69.4[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \hline \hline \text { fosc }(\mathrm{f} \mathrm{CK}) / 4320 \\ \langle 69.4[\mathrm{~Hz}]> \end{gathered}$ | $\begin{gathered} \hline \hline \text { fosc }(\mathrm{f} \mathrm{CK}) / 4400 \\ \langle 68.2[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { fosc(fCK)/4320 } \\ \langle 69.4[\mathrm{~Hz}]> \\ \hline \end{gathered}$ |
| 1 | 0 | 0 | 0 | $\begin{gathered} \text { fosc }(\mathrm{fCK}) / 3712 \\ <80.8[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \text { fosc }(\mathrm{fCK}) / 3744 \\ \langle 80.1[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \text { fosc }(\mathrm{f} \mathrm{CK}) / 3760 \\ <79.8[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { fosc }(\mathrm{f} \mathrm{CK}) / 3784 \\ <79.3[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \text { fosc(ffCK)/3744 } \\ <80.1[\mathrm{~Hz}]> \\ \hline \end{gathered}$ |
| 0 | 1 | 0 | 0 | $\begin{aligned} & \text { fosc }(\mathrm{fCK}) / 2944 \\ & <101.9[\mathrm{~Hz}]> \end{aligned}$ | $\begin{gathered} \hline \text { fosc }(\mathrm{fCK}) / 2952 \\ <101.6[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { fosc }(\mathrm{fCK}) / 2960 \\ \langle 101.4[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { fosc(fCK)/2992 } \\ <100.3[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { fosc(fCK)/2976 } \\ <100.8[\mathrm{~Hz}]> \\ \hline \end{gathered}$ |
| 1 | 1 | 0 | 0 | $\begin{gathered} \text { fosc }(\mathrm{f} \mathrm{CK}) / 2368 \\ \langle 126.7[\mathrm{~Hz}]> \end{gathered}$ | $\begin{gathered} \hline \text { fosc }(\mathrm{fCK}) / 2376 \\ <126.3[\mathrm{~Hz}]> \end{gathered}$ | $\begin{gathered} \hline \text { fosc }(\mathrm{fCK}) / 2400 \\ <125.0[\mathrm{~Hz}]> \end{gathered}$ | $\begin{gathered} \hline \text { fosc }(\mathrm{f} \mathrm{CK}) / 2376 \\ \langle 126.3[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \text { fosc(fCK)/2400 } \\ <125.0[\mathrm{~Hz}]> \end{gathered}$ |
| 0 | 0 | 1 | 0 | $\begin{aligned} & \text { fosc }(\mathrm{fCK}) / 1984 \\ & \langle 151.2[\mathrm{~Hz}]> \end{aligned}$ | $\begin{gathered} \text { fosc(fCK)/1944 } \\ <154.3[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \text { fosc }(\mathrm{fCK}) / 2000 \\ \langle 150.0[\mathrm{~Hz}]> \end{gathered}$ | $\begin{gathered} \text { fosc }(\mathrm{f} \mathrm{CK}) / 1936 \\ <155.0[\mathrm{~Hz}]> \end{gathered}$ | $\begin{gathered} \text { fosc(fCK)/1968 } \\ <152.4[\mathrm{~Hz}] \\ \hline \end{gathered}$ |
| 1 | 0 | 1 | 0 | $\begin{aligned} & \text { fosc(fCK)/1696 } \\ & <176.9[\mathrm{~Hz}]> \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \text { fosc }(\mathrm{fCK}) / 1692 \\ \langle 177.3[\mathrm{~Hz}]\rangle \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { fosc(fCK)/1720 } \\ \langle 174.4[\mathrm{~Hz}]\rangle \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { fosc }(\mathrm{fCK}) / 1672 \\ \langle 179.4[\mathrm{~Hz}]\rangle \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { fosc(fCK)/1728 } \\ <173.6[\mathrm{~Hz}]> \\ \hline \end{gathered}$ |
| 0 | 1 | 1 | 0 | $\begin{aligned} & \text { fosc }(\mathrm{fCK}) / 1472 \\ & <203.8[\mathrm{~Hz}]> \end{aligned}$ | $\begin{gathered} \hline \text { fosc }(\mathrm{f} \mathrm{CK}) / 1476 \\ \langle 203.3[\mathrm{~Hz}]> \end{gathered}$ | $\begin{gathered} \hline \text { fosc(fCK)/1480 } \\ \langle 202.7[\mathrm{~Hz}]> \end{gathered}$ | $\begin{gathered} \hline \text { fosc(fCK)/1496 } \\ <200.5[\mathrm{~Hz}]> \end{gathered}$ | $\begin{gathered} \hline \text { fosc(fCK)/1488 } \\ <201.6[\mathrm{~Hz}]> \end{gathered}$ |
| 1 | 1 | 1 | 0 | $\begin{gathered} \text { fosc }(\mathrm{f} \mathrm{CK}) / 1312 \\ \langle 228.7[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \text { fosc }(\mathrm{f} \mathrm{CK}) / 1332 \\ \langle 225.2[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \text { fosc }(\mathrm{f} \mathrm{CK}) / 1320 \\ \langle 227.3[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \text { fosc }(\mathrm{f} \mathrm{CK}) / 1320 \\ \langle 227.3[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \text { fosc(fCK)/1320 } \\ \langle 227.3[\mathrm{~Hz}]> \\ \hline \end{gathered}$ |
| 0 | 0 | 0 | 1 | $\begin{aligned} & \text { fosc }(\mathrm{f} \mathrm{CK}) / 1184 \\ & \langle 253.4[\mathrm{~Hz}]> \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \text { fosc }(\mathrm{fCK}) / 1188 \\ \langle 252.5[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { fosc }(\mathrm{fCK}) / 1200 \\ \langle 250.0[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { fosc }(\mathrm{fCK}) / 1188 \\ \langle 252.5[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \text { fosc(fCK)/1200 } \\ \langle 250.0[\mathrm{~Hz}]\rangle \end{gathered}$ |
| 1 | 0 | 0 | 1 | $\begin{aligned} & \text { fosc }(\mathrm{f} \mathrm{CK}) / 1088 \\ & \langle 275.7[\mathrm{~Hz}]> \end{aligned}$ | $\begin{gathered} \text { fosc }(\mathrm{f} \mathrm{CK}) / 1080 \\ \langle 277.8[\mathrm{~Hz}]> \end{gathered}$ | $\begin{gathered} \hline \text { fosc }(\mathrm{fCK}) / 1080 \\ \langle 277.8[\mathrm{~Hz}]\rangle \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { fosc }(\mathrm{fCK}) / 1100 \\ \langle 272.7[\mathrm{~Hz}]> \end{gathered}$ | $\begin{gathered} \text { fosc(fCK)/1104 } \\ \langle 271.7[\mathrm{~Hz}]\rangle \end{gathered}$ |
| 0 | 1 | 0 | 1 | $\begin{aligned} & \text { fosc }(\mathrm{f} \mathrm{CK}) / 1056 \\ & <284.1[\mathrm{~Hz}]> \end{aligned}$ | $\begin{gathered} \hline \text { fosc }(\mathrm{f} \mathrm{CK}) / 1044 \\ \langle 287.4[\mathrm{~Hz}]> \end{gathered}$ | $\begin{gathered} \hline \text { fosc }(\mathrm{f} \mathrm{CK}) / 1040 \\ <288.5[\mathrm{~Hz}]> \end{gathered}$ | $\begin{gathered} \text { fosc }(\mathrm{f} \mathrm{CK}) / 1056 \\ <284.1[\mathrm{~Hz}]> \end{gathered}$ | $\begin{gathered} \text { fosc }(\mathrm{fCK}) / 1056 \\ \langle 284.1[\mathrm{~Hz}] \end{gathered}$ |
| 1 | 1 | 0 | 1 | $\begin{aligned} & \text { fosc(ffCK)/992 } \\ & \langle 302.4[\mathrm{~Hz}]> \\ & \hline \end{aligned}$ | $\begin{gathered} \text { fosc }(\mathrm{fCK}) / 1008 \\ <297.6[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \text { fosc }(\mathrm{f} \mathrm{CK}) / 1000 \\ \langle 300.0[\mathrm{~Hz}]> \end{gathered}$ | $\begin{aligned} & \mathrm{fosc}(\mathrm{f} \mathrm{CK}) / 990 \\ & \langle 303.0[\mathrm{~Hz}]> \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { fosc(ffCK)/984 } \\ & \langle 304.9[\mathrm{~Hz}]\rangle \\ & \hline \end{aligned}$ |
| 0 | 0 | 1 | 1 | $\begin{aligned} & \text { fosc(fCK)/960 } \\ & <312.5[\mathrm{~Hz}]> \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { fosc(ffCK)/972 } \\ & \langle 308.6[\mathrm{~Hz}]> \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{fosc}(\mathrm{fCK}) / 960 \\ & \langle 312.5[\mathrm{~Hz}]> \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { fosc(feK)/946 } \\ & <317.1[\mathrm{~Hz}]> \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { fosc(ffK)/960 } \\ & <312.5[\mathrm{~Hz}]> \\ & \hline \end{aligned}$ |
| 1 | 0 | 1 | 1 | $\begin{aligned} & \text { fosc(feK)/928 } \\ & <323.3[\mathrm{~Hz}]> \end{aligned}$ | $\begin{aligned} & \text { fosc(fCK)/936 } \\ & <320.5[\mathrm{~Hz}]> \end{aligned}$ | $\begin{aligned} & \text { fosc(fCK)/920 } \\ & <326.1[\mathrm{~Hz}]> \end{aligned}$ | $\begin{aligned} & \mathrm{fosc}(\mathrm{f} \mathrm{CK}) / 924 \\ & \langle 324.7[\mathrm{~Hz}]> \end{aligned}$ | $\begin{aligned} & \text { fosc(feK)/936 } \\ & <320.5[\mathrm{~Hz}]> \end{aligned}$ |
| 0 | 1 | 1 | 1 | $\begin{aligned} & \text { fosc(fCK)/896 } \\ & <334.8[\mathrm{~Hz}]> \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { fosc(ffCK)/900 } \\ & \langle 333.3[\mathrm{~Hz}]> \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{fosc}(\mathrm{f} \mathrm{CK}) / 900 \\ & \langle 333.3[\mathrm{~Hz}]> \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{fosc}(\mathrm{f} \mathrm{CK}) / 902 \\ & <332.6[\mathrm{~Hz}]> \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{fosc}(\mathrm{f} \mathrm{CK}) / 888 \\ & \langle 337.8[\mathrm{~Hz}]> \\ & \hline \end{aligned}$ |
| 1 | 1 | 1 | 1 | $\begin{aligned} & \hline \text { fosc(ffCK)/864 } \\ & \langle 347.2[\mathrm{~Hz}]> \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { fosc(fCK)/864 } \\ & \langle 347.2[\mathrm{~Hz}]> \end{aligned}$ | $\begin{aligned} & \hline \text { fosc(ffCK)/860 } \\ & \langle 348.8[\mathrm{~Hz}]\rangle \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{fosc}(\mathrm{f} \mathrm{fK}) / 858 \\ & \langle 349.7[\mathrm{~Hz}]> \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { fosc(ffCK)/864 } \\ & \langle 347.2[\mathrm{~Hz}]\rangle \\ & \hline \end{aligned}$ |


| FCO | FC1 | FC2 | FC3 | Frame frequency fo［Hz］ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $1 / 13$ duty | $1 / 14$ duty | $1 / 15$ duty | 1／16 duty |
| 0 | 0 | 0 | 0 | $\begin{gathered} \hline \text { fosc(fCK)/4264 } \\ \langle 70.4[\mathrm{~Hz}]> \end{gathered}$ | $\begin{gathered} \hline \text { fosc(fCK)/4256 } \\ <70.5[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { fosc(fCK)/4320 } \\ \langle 69.4[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { fosc(fCK)/4352 } \\ \langle 68.9[\mathrm{~Hz}]> \\ \hline \end{gathered}$ |
| 1 | 0 | 0 | 0 | $\begin{gathered} \text { fosc(fCK)/3744 } \\ <80.1[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \text { fosc(fCK)/3808 } \\ \langle 78.8[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \text { fosc(fCK)/3720 } \\ \langle 80.7[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \text { fosc(fCK)/3712 } \\ \langle 80.8[\mathrm{~Hz}]> \\ \hline \end{gathered}$ |
| 0 | 1 | 0 | 0 | $\begin{aligned} & \text { fosc(fCK)/2964 } \\ & <101.2[\mathrm{~Hz}> \end{aligned}$ | $\begin{gathered} \text { fosc(fCK)/2968 } \\ \langle 101.1[\mathrm{~Hz}]\rangle \\ \hline \end{gathered}$ | $\begin{aligned} & \text { fosc(fCK)/3000} \\ & \langle 100.0[\mathrm{~Hz}]> \end{aligned}$ | $\begin{gathered} \text { fosc(fCK)/2944 } \\ \langle 101.9[\mathrm{~Hz}]> \end{gathered}$ |
| 1 | 1 | 0 | 0 | $\begin{aligned} & \text { fosc(fCK)/2392 } \\ & \langle 125.4[\mathrm{~Hz}] \end{aligned}$ | $\begin{aligned} & \text { fosc(fCK)/2408 } \\ & \langle 124.6[\mathrm{~Hz}]> \end{aligned}$ | $\begin{gathered} \hline \text { fosc(fCK)/2400 } \\ <125.0[\mathrm{~Hz}]> \end{gathered}$ | $\begin{gathered} \hline \text { fosc(fCK)/2368 } \\ <126.7[\mathrm{~Hz}]> \end{gathered}$ |
| 0 | 0 | 1 | 0 | $\begin{aligned} & \text { fosc(fCK)/1976 } \\ & \langle 151.8[\mathrm{~Hz}] \\ & \hline \end{aligned}$ | $\begin{gathered} \text { fosc(fCK)/1960 } \\ <153.1[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \text { fosc(fCK)/1980 } \\ \langle 151.5[\mathrm{Hz]}> \\ \hline \end{gathered}$ | $\begin{gathered} \text { fosc(fCK)/1984 } \\ <151.2[\mathrm{~Hz}]> \\ \hline \end{gathered}$ |
| 1 | 0 | 1 | 0 | $\begin{aligned} & \begin{array}{l} \text { fosc(fCK)/1716 } \\ \langle 174.8[\mathrm{~Hz}]> \end{array} \\ & \hline \end{aligned}$ | $\begin{aligned} & \begin{array}{l} \text { fosc(fCK)/1708 } \\ \langle 175.6[\mathrm{~Hz}]> \end{array} \end{aligned}$ | $\begin{aligned} & \text { fosc(fCK)/1710} \\ & \langle 175.4[\mathrm{~Hz}]> \end{aligned}$ | $\begin{gathered} \text { fosc }(\mathrm{fCK}) / 1696 \\ \langle 176.9[\mathrm{~Hz}]> \end{gathered}$ |
| 0 | 1 | 1 | 0 | $\begin{aligned} & \text { fosc(fCK)/1482 } \\ & <202.4[\mathrm{~Hz}]> \\ & \hline \end{aligned}$ | $\begin{gathered} \text { fosc(fCK)/1456 } \\ <206.0[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \text { fosc(fCK)/1500 } \\ \langle 200.0[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \text { fosc(fCK)/1472 } \\ \langle 203.8[\mathrm{~Hz}]\rangle \end{gathered}$ |
| 1 | 1 | 1 | 0 | $\begin{aligned} & \text { fosc(fCK)/1326 } \\ & <226.2[\mathrm{~Hz}]> \end{aligned}$ | fosc（fCK）／1316 <br> ＜228．0［Hz］＞ | $\begin{gathered} \text { fosc(fCK)/1350 } \\ \langle 222.2[\mathrm{~Hz}]> \\ \hline \end{gathered}$ | $\begin{gathered} \text { fosc(fCK)/1312 } \\ \langle 228.7[\mathrm{~Hz}]> \\ \hline \end{gathered}$ |
| 0 | 0 | 0 | 1 | $\begin{aligned} & \text { fosc(fCK)/1196 } \\ & \langle 250.8[\mathrm{~Hz}] \\ & \hline \end{aligned}$ | $\begin{gathered} \text { fosc(fCK)/1204 } \\ \langle 249.2[H z]\rangle \\ \hline \end{gathered}$ | $\begin{gathered} \text { fosc(fCK)/1200 } \\ \langle 250.0[\mathrm{~Hz}]\rangle \\ \hline \end{gathered}$ | $\begin{gathered} \text { fosc(fCK)/1184 } \\ \langle 253.4[\mathrm{~Hz}]\rangle \\ \hline \end{gathered}$ |
| 1 | 0 | 0 | 1 | fosc（fCK）／1118 ＜268．3［Hz］＞ | $\begin{aligned} & \begin{array}{l} \text { fosc(fCK)/1092 } \\ \langle 274.7[\mathrm{~Hz}] \\ \hline \end{array} ⿳ ⺈ ⿴ 囗 十 一 \text {. } \end{aligned}$ | fosc（fCK）／1080 <br> ＜ $277.8[\mathrm{~Hz}]$＞ | fosc（fCk）／1088 <br> ＜275．7［Hz］＞ |
| 0 | 1 | 0 | 1 | $\begin{aligned} & \text { fosc(fCK)/1040 } \\ & <288.5[\mathrm{~Hz}]> \end{aligned}$ | $\begin{gathered} \hline \text { fosc(fCK)/1036 } \\ <289.6[\mathrm{~Hz}]> \end{gathered}$ | $\begin{gathered} \hline \text { fosc(fCK)/1050 } \\ <285.7[\mathrm{Hz]}> \end{gathered}$ | $\begin{gathered} \text { fosc(fCK)/1056 } \\ <284.1[\mathrm{~Hz}]> \\ \hline \end{gathered}$ |
| 1 | 1 | 0 | 1 | fosc（fCK）／988 <br> ＜303．6［Hz］＞ | $\begin{aligned} & \text { fosc(fCK)/980 } \\ & \langle 306.1[\mathrm{~Hz}]\rangle \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { fosc(ffK)/990 } \\ & \langle 303.0[\mathrm{~Hz}]> \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { fosc(fCK)/992 } \\ & \langle 302.4[\mathrm{~Hz}]\rangle \\ & \hline \end{aligned}$ |
| 0 | 0 | 1 | 1 | $\begin{aligned} & \text { fosc(fCK)/962 } \\ & \langle 311.9[\mathrm{~Hz}]\rangle \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { fosc(fCK)/952 } \\ & \langle 315.1[\mathrm{~Hz}]\rangle \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { fosc(fCK)/960 } \\ & \langle 312.5[\mathrm{~Hz}]\rangle \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { fosc(fCK)/960 } \\ & \langle 312.5[\mathrm{~Hz}]\rangle \\ & \hline \end{aligned}$ |
| 1 | 0 | 1 | 1 | $\begin{aligned} & \hline \text { fosc(fCK)/936 } \\ & \langle 320.5[\mathrm{~Hz}]> \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { fosc(fCK)/924 } \\ & \langle 324.7[\mathrm{~Hz}\rangle \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { fosc(fCK)/930 } \\ & \langle 322.6[\mathrm{~Hz}]\rangle \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { fosc(ffck)/928 } \\ & \langle 323.3[\mathrm{Hz]}\rangle \\ & \hline \end{aligned}$ |
| 0 | 1 | 1 | 1 | $\begin{aligned} & \hline \text { fosc(fCK)/884 } \\ & \langle 339.4[\mathrm{~Hz}]> \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { fosc(fCK)/896 } \\ & \langle 334.8[\mathrm{Hz]}\rangle \end{aligned}$ | $\begin{aligned} & \text { fosc(ffCK)/900 } \\ & \langle 333.3[\mathrm{~Hz}]> \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { fosc(fCKK)/896 } \\ & \langle 334.8[\mathrm{Hz]}> \end{aligned}$ |
| 1 | 1 | 1 | 1 | $\begin{aligned} & \hline \text { fosc(fCK)/858 } \\ & \langle 349.7[\mathrm{~Hz}]\rangle \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { fosc(fCK)/868 } \\ & \langle 345.6[\mathrm{~Hz}]\rangle \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { fosc(ffCK)/870 } \\ & \langle 344.8[\mathrm{~Hz}]> \\ & \hline \end{aligned}$ | $\text { fosc(fCK) }) 864$ $\langle 347.2[\mathrm{~Hz}]\rangle$ |

（Note．1）The value of＂$<>$＂is a frame frequency when fosc $\left(\mathrm{f}_{\mathrm{CK}}\right)$ is $300[\mathrm{kHz}]$ ．

## LC450210PCH

## 2. "Control of display ON / OFF" instruction

A state of display is set by "Control of display ON / OFF" instruction.

| Instruction data (16 bits) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D256 | D257 | D258 | D259 | D260 | D261 | D262 | D263 | D264 | D265 | D266 | D267 | D268 | D269 | D270 | D271 |
| PNC | 0 | 1 | 0 | SC0 | SC1 | 0 | BU | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |

(2-1) PNC $\cdots$ This is control data to set normal display or reversed display.
Normal display or reversed display is set by this control data. When a state of display is ON
(SC0, SC1=" $0,0 ")$, the setting of PNC becomes effective.

| PNC | Normal display or Reversed display | Display data Dn_m="0" | Display data Dn_m="1" |
| :---: | :---: | :---: | :---: |
| 0 | Normal display | OFF | ON |
| 1 | Reversed display | ON | OFF |

(Note.1) Display data "Dn_m" is from D1_1 to D200_16.
(2-2) SC0, SC1 $\cdots$ These are control data to set a state of display.
A state of display is set by these control data.

| SCO | SC1 | The state of display | The state of segment outputs | The state of common outputs |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | ON | Waveform corresponding to display data | Scan pulse |
| 1 | 0 | All OFF | OFF waveform | Scan pulse |
| 0 | 1 | All ON | ON waveform | Scan pulse |
| 1 | 1 | All forced OFF | $\mathrm{V}_{\mathrm{LCD}} 5$ level | V LCD $^{5}$ level |

(2-3) BU $\cdots$ This is control data to set normal mode or power-saving mode.
Normal mode or power-saving mode (low current) is set by this control data.

| BU | Mode | The state of common and segment outputs | Voltage booster | Contrast adjuster | LCD drive bias voltage generator | Internal oscillator (Reception state of the external clock) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Normal mode | Normal display operation | These circuits can run (depend on the setting of DBC,CTC0 and CTC1). |  |  | Run <br> (The external clock reception is possible) |
| 1 | Power-saving mode | $\mathrm{V}_{\text {LCD }} 5$ level | Stop and discharge (Note.1) | Stop and discharge (Note.1) | Stop and discharge (Note.1) | Stop <br> (The external clock is not received.) |

(Note.1) During (1) or (2) or (3) or (4) time, voltage booster, contrast adjuster and LCD drive bias voltage generator stop forcibly. And each circuit is the discharge state.
(1) The period of $\overline{\mathrm{RES}}=$ "Low level" (Regardless of the setting of voltage booster, contrast adjuster or LCD drive bias voltage generator)
In the discharge state, the electric potential of VLCD is same as VBTI1. And the electric potential of VLCD0, VLCD1, VLCD2, VLCD3 and VLCD4 are same as VLCD5.
(2) $\mathrm{DBC}=$ " 1 " is set by "Set of display method" instruction, and power-saving mode ( $\mathrm{BU}=$ " 1 ") is set by "Control of display ON / OFF" instruction. In the discharge state, the electric potential of VLCD is same as VBTI1.
(3) CTC $0=$ " 1 " is set by "Set of display method" instruction, and power-saving mode (BU=" 1 ") is set by "Control of display ON / OFF" instruction. In the discharge state, the electric potential of VLCD0 is same as VLCD5.
(4) $\mathrm{CTC} 1=$ " 1 " is set by "Set of display method" instruction, and power-saving mode ( $\mathrm{BU}=$ " 1 ") is set by "Control of display ON / OFF" instruction. In the discharge state, the electric potential of VLCD1, VLCD2, VLCD3 and VLCD4 are same as VLCD5.
(Note.2) When the setting is changed from normal mode to power-saving mode ( $\mathrm{BU}=$ " 0 " $\rightarrow$ " 1 "), secure a stop transition time more than 200 [ msec ]. When the setting is changed from power-saving mode to normal mode ( $\mathrm{BU}=" 1 " \rightarrow " 0 "$ ), a time shown from (1) to (3) is needed for stabilization of each circuit. (Refer to [Fig.9])
(1) When voltage booster, contrast adjuster and LCD drive bias voltage generator are used (DBC="1", CTC0,CTC1=" $1,1 ")$, the stabilization time of these circuits is 200 [ msec$]$.
(2) When contrast adjuster and LCD drive bias voltage generator are used ( $\mathrm{DBC}=" 0$ ", $\mathrm{CTC} 0, \mathrm{CTC} 1=" 1,1$ "), the stabilization time of these circuits is 20 [ msec$]$.
(3) When LCD drive bias voltage generator is used ( $\mathrm{DBC}=" 0$ ", $\mathrm{CTC} 0, \mathrm{CTC} 1=" 0,1 "$ ), the stabilization time of this circuit is 20 [ msec ].

## LC450210PCH

## 3. "Set of line address" instruction

A line address of RAM to specify a start display position is set by "Set of line address" instruction.

| Instruction data (16 bits) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D256 | D257 | D258 | D259 | D260 | D261 | D262 | D263 | D264 | D265 | D266 | D267 | D268 | D269 | D270 | D271 |
| LNAO | LNA1 | LNA2 | LNA3 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| (LSB) |  |  | (MSB) |  |  |  |  |  |  |  |  |  |  |  |  |

(3-1) LNA0 to LNA3 $\cdots$ These are control data to set a line address of RAM.
A line address of RAM to specify a start display position is set by these control data.
(ex.1) When a line address is " 8 H ", the relation between the common output and RAM at the normal scan (CDIR="0") is as follows.

| Line address of RAM |  |  |  | A start display position |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LSB MSB |  |  |  |  |  |  |  |  |  |  |  |  |
| LNAO | LNA1 | LNA2 | LNA3 | 1/8 duty | 1/9 duty | 1/10 duty | 1/11 duty | 1/12 duty | 1/13 duty | 1/14 duty | 1/15 duty | 1/16 duty |
| 0 | 0 | 0 | 1 | COM1 | COM1 | COM1 | COM1 | COM1 | COM1 | COM1 | COM1 | COM1 |
| 1 | 0 | 0 | 1 | COM2 | COM2 | COM2 | COM2 | COM2 | COM2 | COM2 | COM2 | COM2 |
| 0 | 1 | 0 | 1 | COM3 | COM3 | COM3 | COM3 | COM3 | COM3 | COM3 | COM3 | COM3 |
| 1 | 1 | 0 | 1 | COM4 | COM4 | COM4 | COM4 | COM4 | COM4 | COM4 | COM4 | COM4 |
| 0 | 0 | 1 | 1 | COM5 | COM5 | COM5 | COM5 | COM5 | COM5 | COM5 | COM5 | COM5 |
| 1 | 0 | 1 | 1 | COM6 | COM6 | COM6 | COM6 | COM6 | COM6 | COM6 | COM6 | COM6 |
| 0 | 1 | 1 | 1 | COM7 | COM7 | COM7 | COM7 | COM7 | COM7 | COM7 | COM7 | COM7 |
| 1 | 1 | 1 | 1 | COM8 | COM8 | COM8 | COM8 | COM8 | COM8 | COM8 | COM8 | COM8 |
| 0 | 0 | 0 | 0 | - | COM9 | COM9 | COM9 | COM9 | COM9 | COM9 | COM9 | COM9 |
| 1 | 0 | 0 | 0 | - | - | COM10 | COM10 | COM10 | COM10 | COM10 | COM10 | COM10 |
| 0 | 1 | 0 | 0 | - | - | - | COM11 | COM11 | COM11 | COM11 | COM11 | COM11 |
| 1 | 1 | 0 | 0 | - | - | - | - | COM12 | COM12 | COM12 | COM12 | COM12 |
| 0 | 0 | 1 | 0 | - | - | - | - | - | COM13 | COM13 | COM13 | COM13 |
| 1 | 0 | 1 | 0 | - | - | - | - | - | - | COM14 | COM14 | COM14 |
| 0 | 1 | 1 | 0 | - | - | - | - | - | - | - | COM15 | COM15 |
| 1 | 1 | 1 | 0 | - | - | - | - | - | - | - | - | COM16 |

(ex.2) When a line address is " 8 H ", the relation between the common output and RAM at the reversed scan (CDIR=" 1 ") is as follows.

| Line address of RAM |  |  |  | A start display position |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LNAO | LNA1 | LNA2 | LNA3 | 1/8 duty | 1/9 duty | 1/10 duty | 1/11 duty | 1/12 duty | 1/13 duty | 1/14 duty | 1/15 duty | 1/16 duty |
| 0 | 0 | 0 | 1 | COM16 | COM16 | COM16 | COM16 | COM16 | COM16 | COM16 | COM16 | COM16 |
| 1 | 0 | 0 | 1 | COM15 | COM15 | COM15 | COM15 | COM15 | COM15 | COM15 | COM15 | COM15 |
| 0 | 1 | 0 | 1 | COM14 | COM14 | COM14 | COM14 | COM14 | COM14 | COM14 | COM14 | COM14 |
| 1 | 1 | 0 | 1 | COM13 | COM13 | COM13 | COM13 | COM13 | COM13 | COM13 | COM13 | COM13 |
| 0 | 0 | 1 | 1 | COM12 | COM12 | COM12 | COM12 | COM12 | COM12 | COM12 | COM12 | COM12 |
| 1 | 0 | 1 | 1 | COM11 | COM11 | COM11 | COM11 | COM11 | COM11 | COM11 | COM11 | COM11 |
| 0 | 1 | 1 | 1 | COM10 | COM10 | COM10 | COM10 | COM10 | COM10 | COM10 | COM10 | COM10 |
| 1 | 1 | 1 | 1 | COM9 | COM9 | COM9 | COM9 | COM9 | COM9 | COM9 | COM9 | COM9 |
| 0 | 0 | 0 | 0 | - | COM8 | COM8 | COM8 | COM8 | COM8 | COM8 | COM8 | COM8 |
| 1 | 0 | 0 | 0 | - | - | COM7 | COM7 | COM7 | COM7 | COM7 | COM7 | COM7 |
| 0 | 1 | 0 | 0 | - | - | - | COM6 | COM6 | COM6 | COM6 | COM6 | COM6 |
| 1 | 1 | 0 | 0 | - | - | - | - | COM5 | COM5 | COM5 | COM5 | COM5 |
| 0 | 0 | 1 | 0 | - | - | - | - | - | COM4 | COM4 | COM4 | COM4 |
| 1 | 0 | 1 | 0 | - | - | - | - | - | - | COM3 | COM3 | COM3 |
| 0 | 1 | 1 | 0 | - | - | - | - | - | - | - | COM2 | COM2 |
| 1 | 1 | 1 | 0 | - | - | - | - | - | - | - | - | COM1 |

## LC450210PCH

## 4. "Write display data to RAM ( $8 \times 15$ bits in a lump)" instruction

The page address and column address of RAM are set by the "Write display data to RAM ( $8 \times 15$ bits in a lump)" instruction. And the display data of " $8 \times 15$ bits ( 8 common outputs $\times 15$ segment outputs)" are written to the specified page address and column address of RAM in a lump by this instruction.

| Instruction data (144 bits) |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D128 | D129 | D130 | D131 | D132 | $\cdots \cdots$ | D243 | D244 | D245 | D246 | D247 |
| Dn_m | Dn_m+1 | Dn_m+2 | Dn_m+3 | Dn_m+4 | $\ldots \ldots$ | Dn+14_m+3 | Dn+14_m+4 | Dn+14_m+5 | Dn+14_m+6 | Dn+14_m+7 |

(Note.1) $\mathrm{n}=1$ to $186, \mathrm{n}+14=15$ to $200, \mathrm{~m}=1,9$

| Instruction data (continuance) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D248 | D249 | D250 | D251 | D252 | D253 | D254 | D255 | D256 | D257 | D258 | D259 | D260 | D261 | D262 | D263 | D264 | D265 | D266 | D267 | D268 | D269 | D270 | D271 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | CRAO | CRA1 | CRA2 | CRA3 | CRA4 | CRA5 | CRA6 | CRA7 | PGA | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
|  |  |  |  |  |  |  |  | (LSB) |  |  |  |  |  |  | (MSB) |  |  |  |  |  |  |  |  |

(4-1) CRA0 to CRA7 $\cdots$ These are control data to set a column address of RAM.
The settable range of a column address from CRA0 to CRA7 is from 00 H to C 7 H .
When a column address is set more than BAH, display data is written from start position and the overflowed data from RAM is canceled.
(4-2) PGA $\cdots$ This is control data to set a page address of RAM.
(4-3) Dn_m, Dn_m+1 to Dn+14_m+7 $\cdots$ These are display data which are written to RAM. A start position of writing to RAM is set by PGA and the data from CRA0 to CRA7.
(ex.1) When a page address PGA is set to 0 and a column address from CRA 0 to CRA7 is set to 00 H , the relation between instruction data and a direction of writing to RAM is as follows.

(ex.2) When a page address PGA is set to 1 and a column address from CRA0 to CRA7 is set to BAH, the relation between instruction data and a direction of writing to RAM is as follows.


## LC450210PCH

## 5. "Write display data to RAM ( $16 \times 16$ bits in a lump)" instruction

The page address and column address of RAM are set by the "Write display data to RAM ( $16 \times 16$ bits in a lump)" instruction. And the display data of " $16 \times 16$ bits ( 16 common outputs $\times 16$ segment outputs)" are written to the specified page address and column address of RAM in a lump by this instruction.

| Instruction data (272 bits) |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 | D1 | D2 | D3 | D4 | $\cdots \cdots$ | D251 | D252 | D253 | D254 | D255 |
| Dn_m | Dn_m+1 | Dn_m+2 | Dn_m+3 | Dn_m+4 | $\ldots \ldots$ | Dn+15_m+11 | Dn+15_m+12 | Dn+15_m+13 | Dn+15_m+14 | Dn+15_m+15 |

(Note.1) $\mathrm{n}=1$ to $185, \mathrm{n}+15=16$ to $200, \mathrm{~m}=1$

| Instruction data (continuance) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D256 | D257 | D258 | D259 | D260 | D261 | D262 | D263 | D264 | D265 | D266 | D267 | D268 | D269 | D270 | D271 |
| CRAO | CRA1 | CRA2 | CRA3 | CRA4 | CRA5 | CRA6 | CRA7 | PGA | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| (LSB) |  |  |  |  |  |  | (MSB) |  |  |  |  |  |  |  |  |

(5-1) CRA0 to CRA7 $\cdots$ These are control data to set a column address of RAM.
The settable range of a column address from CRA0 to CRA7 is from 00 H to C 7 H .
When a column address is set more than B 9 H , display data is written from start position and the overflowed data from RAM is canceled.
(5-2) PGA $\cdots$ This is control data to set a page address of RAM.
When PGA is set to 1 , display data is written from start position and the overflowed data from RAM is canceled.
(5-3) $\mathrm{Dn} \_\mathrm{m}, \mathrm{Dn} \_\mathrm{m}+1$ to $\mathrm{Dn}+15 \_\mathrm{m}+15 \cdots$ These are display data which are written to RAM.
The start position of writing to RAM is set by PGA and the data from CRA0 to CRA7.
(ex.1) When a page address PGA is set to 0 and a column address from CRA0 to CRA7 is set to 04 H , the relation between instruction data and a direction of writing to RAM is as follows.

(ex.2) When a page address PGA is set to 1 and a column address from CRA0 to CRA7 is set to B 9 H , the relation between instruction data and a direction of writing to RAM is as follows.


## LC450210PCH

## 6. "Set of display contrast" instruction

When contrast adjuster is used, LCD drive bias voltage $\mathrm{V}_{\mathrm{LCD}} 0$ (High level) is set by "Set of display contrast" instruction.

| Instruction data (16 bits) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D256 | D257 | D258 | D259 | D260 | D261 | D262 | D263 | D264 | D265 | D266 | D267 | D268 | D269 | D270 | D271 |
| CTO | CT1 | CT2 | CT3 | CT4 | CT5 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| (LSB) (MS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

(6-1) CT0 to CT5 $\cdots$ These are control data to set a display contrast.
LCD drive bias voltage $\mathrm{V}_{\mathrm{LCD}} 0$ (High level) is set by these control data.
Follow a condition of $\mathrm{V}_{\mathrm{LCD}} 0 \leq \mathrm{V}_{\mathrm{LCD}}-2.4[\mathrm{~V}]$. (Reference example: from (ex.1) to (ex.4))
(ex.1) $\underline{\mathrm{V}} \underline{\underline{1}} \underline{1=\mathrm{V}} \underline{\mathrm{BTI}} \underline{2}^{2=3.3 \mathrm{~V}, \mathrm{REGE}=\mathrm{VSS}}$,
Quintuple voltage booster and contrast adjuster are used.

(ex.3) VBTI $1=\mathrm{VBTI} 2=3.0 \mathrm{~V}, \mathrm{REGE}=\mathrm{VSS}$, Quintuple voltage booster and contrast adjuster are used.

(ex.2) $\underline{\mathrm{V}} \underline{\mathrm{BTI}} 1=5.0 \mathrm{~V}, \mathrm{REGE}=\mathrm{VDD}$,
$\underline{\mathrm{V}}_{\underline{\mathrm{BTI}}}{ }^{2=3.2 \mathrm{~V} \text { (Output, Typ.), }}$
Quintuple voltage booster and contrast adjuster are used.

(ex.4) VBTI $1=5.0 \mathrm{~V}$, REGE $=V D D$, $\underline{V}_{B T I}=3.2 \mathrm{~V}$ (Output, Typ.), Quadruple voltage booster and contrast adjuster are used.



[^0]:    * Computer Control Bus (CCB) is an ON Semiconductor's original bus format and the bus addresses are controlled by ON Semiconductor.

[^1]:    Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

