



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## Features

- **High Density**
  - 768 to 1,024 macrocells
  - 196 to 384 I/Os
- **sysCLOCK™ PLL – Timing Control**
  - Multiply and divide factors between 1 and 32
  - Clock shifting capability  $\pm 3.5$ ns in 500ps steps
  - Multiple output frequencies
  - External feedback capability for board-level clock deskew
  - LVDS/LVPECL clock input capability
- **High Speed Logic Implementation**
  - SuperWIDE 68-input logic block
  - Up to 160 product terms per output
  - Hierarchical routing structure provides fast interconnect
- **sysIO™ Capability**
  - LVC MOS 1.8, 2.5 and 3.3
  - LVTTTL
  - SSTL 2 (I & II)
  - SSTL 3 (I & II)
  - CTT 3.3, CTT 2.5
  - HSTL (I & III)
  - PCI-X, PCI 3.3
  - GTL+
  - AGP-1X
  - 5V tolerance
  - Programmable drive strength

- **Ease of Design**
  - Product term sharing
  - Extensive clocking and OE capability
- **Easy System Integration**
  - 3.3V power supply
  - Hot socketing
  - Input pull-up, pull-down or bus-keeper
  - Open drain capability
  - Slew rate control
  - Macrocell-based power management
  - IEEE 1149.1 boundary scan testable
  - In-system programmable via IEEE 1532 ISC compliant interface

## ispMACH 5000VG Introduction


The ispMACH 5000VG represents the third generation of Lattice's SuperWIDE CPLD architecture. Through their wide 68-input blocks, these devices give significantly improved speed performance for typical designs over architectures with fewer inputs.

The ispMACH 5000VG takes the unique benefits of the SuperWIDE architecture and extends it to higher densities referred to as SuperBIG, by using the combination of an innovative product term architecture and a two-tiered hierarchical routing architecture. Additionally, sysCLOCK and sysIO capabilities have been added to maximize system-level performance and integration.

**Table 1. ispMACH 5000VG Family Selection Guide**

	ispMACH 5768VG	ispMACH 51024VG
Macrocells	768	1,024
User I/O Options	196/304	304/384
t <sub>PD</sub> (ns)	5.0	5.0
t <sub>S</sub> – Set-up with 0 Hold (ns)	3.0	3.0
t <sub>CO</sub> (ns)	4.4	4.4
f <sub>MAX</sub> (MHz)	178	178
Supply Voltage (V)	3.3V	3.3V
Package	256-ball fpBGA 484-ball fpBGA	484-ball fpBGA 676-ball fpBGA

Figure 1. Functional Block Diagram



## Overview

The ispMACH 5000VG devices consist of multiple SuperWIDE 68-input, 32-macrocell Generic Logic Blocks (GLBs) interconnected by a tiered routing system. Figure 1 shows the functional block diagram of the ispMACH 5000VG. Groups of four GLBs, referred to as segments, are interconnected via a Segment Routing Pool (SRP). Segments are interconnected via the Global Routing Pool (GRP.) Together the GLBs and the routing pools allow designers to create large designs in a single device without compromising performance.

Each GLB has 68 inputs coming from the SRP and contains 163 product terms. These product terms form groups of five product term clusters, which feed the PT sharing array or the macrocell directly. The ispMACH 5000VG allows up to 160 product terms to be connected to a single macrocell via the product term expanders and PT Sharing Array.

The macrocell is designed to provide flexible clocking and control functionality with the capability to select between global, product term and block-level resources. The outputs of the macrocells are fed back into the switch matrices and, if required, the sysIO cell.

All I/Os in the ispMACH 5000VG family are sysIOs, which are split into four banks. Each bank has a separate I/O power supply and reference voltage. The sysIO cells allow operation with a wide range of today’s emerging interface standards. Within a bank, inputs can be set to a variety of standards, providing the reference voltage requirements of the chosen standards are compatible. Within a bank, the outputs can be set to differing standards, providing the I/O power supply voltage and the reference voltage requirements of the chosen standard are compatible. Support for this wide range of standards allows designers to achieve significantly higher board-level performance compared to the more traditional LVCMOS standards.

The ispMACH5000VG devices also contain sysCLOCK Phase Locked Loops (PLLs) that provide designers with increased clocking flexibility. The PLLs can be used to synthesize new clocks for use on-chip or elsewhere within the system. They can also be used to deskew clocks, again both at the chip and system levels. A variable delay line capability further improves this and allows designers to retard or advance the clock in order to tune set-up and clock-to-out times for optimal results. The ispMACH 5000VG Family Selection Guide (Table 1) details the key attributes and packages for the ispMACH 5000VG devices.

## ispMACH 5000VG Architecture


The ispMACH 5000VG Family of In-System Programmable High Density Logic Devices is based on segments containing four Generic Logic Blocks (GLBs) and a hierarchical routing pool (GRP) structure interconnecting the segments. A segment routing pool (SRP) connects each GLB in a segment allowing the maximum flexibility and speed.

Outputs from the GLBs drive the Segment Routing Pool (SRP) and the Global Routing Pool (GRP). Enhanced switching resources are provided to allow signals in the Segment Routing Pool to drive any or all the GLBs in the segment. Optimal switching is provided to allow all signals in the Global Routing Pool to be routed to any or all SRPs. This mechanism allows fast, efficient connections across the entire device.

### Segment

Each segment contains four GLBs and a segment routing pool (SRP). Each GLB has 32 internal feedback outputs and 16 external feedback outputs, for a total of 48 outputs from each GLB feeding the SRP. The SRP contains up to 384 signals, 48 from each GLB and 192 from the GRP, with full routing capability. This routing scheme maximizes the flexibility and speed of the device without sacrificing the routing.

**Figure 2. Segment**



### Generic Logic Block

Each GLB contains 32 macrocells and a fully populated, programmable AND-array with 160 logic product terms and three control product terms. The GLB has 68 inputs from the Segment Routing Pool, which are available in both true and complement form for every product term. The three control product terms are used for shared reset, clock and output enable functions. Figure 3 shows the structure of the GLB from the macrocell perspective. This is referred to as a macrocell slice. There are 32 macrocell slices per GLB.

### AND-Array

The programmable AND-Array consists of 68 inputs and 163 output product terms. The 68 inputs from the SRP are used to form 136 lines in the AND-Array (true and complement of the inputs). Each line in the array can be connected to any of the 163 output product terms via a wired AND. Each of the 160 logic product terms feed the Dual-OR Array with the remaining three control product terms feeding the Shared PT Clock, Shared PT Reset and Shared PT OE. Every set of five product terms from the 160 logic product terms forms a product term cluster start-

Figure 3. Macrocell Slice





Figure 4. AND-Array




ing with PT0. There is one product term cluster for every macrocell in the GLB. In addition to the three control product terms, the first, third, fourth and fifth product terms of each cluster can be used as a PTOE (output macrocells only), PT Clock, PT Preset and PT Reset, respectively. Figure 4 is a graphical representation of the AND-Array.

**Enhanced Dual-OR Array**

To facilitate logic functions requiring a very large number of product terms, the ispMACH 5000VG architecture has been enhanced with an innovative product term expander capability. This capability is embedded in the Dual-OR Array. The Dual-OR Array consists of 64 OR gates. There are two OR gates per macrocell in the GLB. These OR gates are referred to as the Expandable PTSA OR gate and the PTSA-Bypass OR gate.

The PTSA-Bypass OR gate receives its five inputs from the combination of product terms associated with the product term cluster. The PTSA-Bypass OR gate feeds the macrocell directly for fast narrow logic. The Expandable PTSA OR gate receives five inputs from the combination of product terms associated with the product term cluster. It also receives an additional input from the Expanded PTSA OR gate of the N-7 macrocell, where N is the number of the macrocell associated with the current OR gate. The Expandable PTSA OR gate feeds the PTSA for sharing with other product terms and the N+7 Expandable PTSA OR gate. This allows cascading of multiple OR gates for wide functions. There is a small timing adder for each level of expansion. Figure 5 is a graphical representation of the Enhanced Dual-OR Array.


**Figure 5. Enhanced Dual-OR Array**



### Product Term Sharing Array

The Product Term Sharing Array (PTSA) consists of 32 inputs from the Dual-OR Array (Expandable PTSA OR) and 32 outputs directly to the macrocells. Each output is the OR term of any combination of the seven Expandable PTSA OR terms connected to that output. Every Nth macrocell is connected to N-3, N-2, N-1, N, N+1, N+2 and N+3 PTSA OR terms via a programmable connection. This wraps around the logic, Macrocell 0 gets its logic from 29, 30, 31, 0, 1, 2, 3. The Expandable PTSA OR used in conjunction with the PTSA allows wide functions to be implemented easily and efficiently. Without using the Expandable PTSA OR capability, the greatest number of product terms that can be included in a single function with one pass of delay is 35. Figure 6 shows the graphical representation of the PTSA.

Figure 6. Product Term Sharing Array




### Macrocell

The 32 registered macrocells in the GLB are driven by the 32 outputs from the PTSA or the PTSA bypass. Each macrocell contains a programmable XOR gate, a programmable register/latch flip-flop and the necessary clocks and control logic to allow combinatorial or registered operation.

The macrocells each have two outputs, which can be fed to the SRP, GRP and I/O cell. This dual or concurrent output capability from the macrocell gives efficient use of the hardware resources. One output can be a registered function for example, while the other output can be an unrelated combinatorial function. A direct register input from the I/O cell facilitates efficient use of the macrocell to construct high-speed input registers.

Macrocell registers can be clocked from one of several global or product term clocks available on the device. A global and product term clock enable is also provided, eliminating the need to gate the clock to the macrocell registers directly. Reset and preset for the macrocell register is provided from both global and product term signals. The macrocell register can be programmed to operate as a D-type register or a D-type latch. Figure 7 is a graphical representation of the ispMACH 5000VG macrocell.

Figure 7. Macrocell



**I/O Cell**


The I/O cell of the ispMACH 5000VG device provides a high degree of flexibility. It includes the sysIO feature and an enhanced output enable MUX for optimal performance both on- and off-chip. The sysIO feature allows I/O cells to be configured to different I/O standards, drive strengths and slew rates. The enhanced output enable MUX provides up to 14 different output enable choices per I/O cell.

The I/O cell contains an output enable (OE) MUX, a programmable tri-state output buffer, a programmable input buffer, a programmable pull-up resistor, a programmable pull-down resistor and a programmable bus-keeper latch. The I/O cell receives its input from its associated macrocell. The I/O cell has a feedback line to its associated macrocell and a direct path to the GRP and SRP.

The output enable (OE) MUX selects the OE signal per I/O cell. The inputs to the OE MUX are the four Shared PTOE signals, PTOE and the two GOE signals. The OE MUX also has the ability to choose either the true or inverse of each of these signals. The output of the OE MUX goes through a logical AND with the TOE signal to allow easy tri-stating of the outputs for testing purposes.

The four shared PTOE signals are derived from PT163 of each GLB in the segment. The PTOE signal is derived from the first product term in each macrocell cluster, which is directly routed to the OE MUX. Therefore, every I/O cell can have a different OE signal. Figure 8 is a graphical representation of the I/O cell.

Figure 8. I/O Cell



**sysIO Capability**

The ispMACH 5000VG devices are divided into four sysIO banks, where each bank is capable of supporting 14 different I/O standards. Each sysIO bank has its own I/O supply voltage ( $V_{CCO}$ ) and reference voltage ( $V_{REF}$ ) resources allowing each bank complete independence from the others. Each I/O within a bank is individually configurable based on the  $V_{CCO}$  and  $V_{REF}$  settings. Table 2 lists the sysIO standards with the typical values for  $V_{CCO}$ ,  $V_{REF}$  and  $V_{TT}$ .

Table 2. ispMACH 5000VG Supported I/O Standards

sysIO Standard	$V_{CCO}$	$V_{REF}$	$V_{TT}$
LVTTTL	3.3V	N/A	N/A
LVC MOS-3.3	3.3V	N/A	N/A
LVC MOS-2.5	2.5V	N/A	N/A
LVC MOS-1.8	1.8V	N/A	N/A
PCI 3.3	3.3V	N/A	N/A
PCI-X	3.3V	N/A	N/A
AGP-1X	3.3V	N/A	N/A
SSTL3, Class I & II	3.3V	1.5V	1.5V
SSTL2, Class I & II	2.5V	1.25V	1.25V
CTT 3.3	3.3V	1.5V	1.5V
CTT 2.5	2.5V	1.25V	1.25V
HSTL, Class I	1.5V	0.75V	0.75V
HSTL, Class III	1.5V	0.9V	1.5V
GTL+	N/A	1.0V	1.5V
LVPECL, Differential <sup>1</sup>	N/A	N/A	N/A
LVDS <sup>1</sup>	N/A	N/A	N/A

1. LVDS and LVPECL are only supported on the dedicated clock pins.

Global clock pins have additional capabilities that allow for higher performance applications. Two global clock pins can be paired together to create a single global clock pin that can interface with certain differential signals.

The TOE and JTAG pins of the ispMACH 5000VG device are the only pins that do not have sysIO capabilities. These pins only support the LVTTTL and LVCMOS standards.

There are three classes of I/O interface standards that are implemented in the ispMACH 5000VG devices. The first is the unterminated, single-ended interface. It includes the 3.3V LVTTTL standard along with the 1.8V, 2.5V and 3.3V LVCMOS interface standards. Additionally, PCI 3.3, PCI-X and AGP-1X are all subsets of this type of interface.

The second type of interface implemented is the terminated, single-ended interface standard. This group of interfaces includes different versions of SSTL and HSTL interfaces along with CTT and GTL+. Usage of these particular I/O interfaces requires the use of an additional VREF signal. At the system level, a termination voltage, VTT, is also required. Typically, an output will be terminated to VTT at the receiving end of the transmission line it is driving.


The final types of interfaces implemented are the differential standards LVDS and LVPECL. These interfaces are implemented on clock pins only. When using one of the differential standards, a pair of global clock pins (GCLK0 and GCLK1 or GCLK3 and GCLK2) is combined to create a single clock signal.

For more information on the sysIO capability, please refer to Technical Note TN1000: *ispMACH 5000VG sysIO Design and Usage Guidelines*.

### GLB Clock Distribution

The ispMACH 5000VG family has four dedicated clock input pins: GCLK0-GCLK3. GCLK0 and GCLK3 can be routed through a PLL circuit or routed directly to the internal clock nets. The internal clock nets (CLK0-CLK3) are directly related to the dedicated clock pins (see Secondary Clock Divider exception when using the sysCLOCK circuit). These feed the GLB clock multiplexes which generate the GLB clock signals (BCLK0-BCLK3). The GLB clock multiplexer allows a variety of true and complementary versions of the clocks to be used within the GLB. Each block clock can be the true or inverse of its associated global clock or the inverse of the adjacent global clock. Figure 9 shows the clock distribution network.

**Figure 9. Clock Distribution Network**




## sysCLOCK PLL

The sysCLOCK PLL circuitry consists of Phase-Lock Loops (PLLs) and the various dividers, reset and feedback signals associated with the PLLs. This feature gives the user the ability to synthesize clock frequencies and generate multiple clock signals for routing within the device. Furthermore, it can generate clock signals that are deskewed either at the board level or the device level.

The ispMACH 5000VG devices provide two PLL circuits. PLL0 receives its clock inputs from GCLK 0 and provides outputs to CLK 0 (CLK 1 when using the secondary clock). PLL1 operates with signals from GCLK 3 and CLK 3 (CLK 2 when using the secondary clock). The PLL outputs (CLK\_OUT) are routed via a dedicated net to a dedicated pad. Further the buffers at these dedicated pads are regular I/O buffers that can select either the I/O macro-cell or the CLK\_OUT (CLK\_OUT0/CLK\_OUT1) signal. The CLK\_OUT nets are not routed through the GRP. Additionally, there are two sets of signals used for external control. Each PLL has a set of PLL\_RST, PLL\_FBK and PLL\_LOCK signals. Figure 10 shows the ispMACH 5000VG PLL block diagram.

**Figure 10. PLL Block Diagram**



In order to facilitate the multiply and divide capabilities of the PLL, each PLL has dividers associated with it: M, N and K. The M divider is used to divide the clock signal, while the N divider is used to multiply the clock signal. The K divider is only used when a secondary clock output is needed. This divider divides the primary clock output and feeds to a separate global clock net. The V divider is used to provide lower frequency output clocks, while maintaining a stable, high frequency output from the PLL's VCO circuit.

The PLL also has a delay feature that allows the output clock to be advanced or delayed to improve set-up and clock-to-out times for better performance. This operates by inserting delay on the input or feedback lines in 0.5ns increments from 0 to 3.5ns. For more information on the PLL, please refer to Technical Note TN1003: *ispMACH 5000VG PLL Usage Guidelines*.

## Power Management

The ispMACH 5000VG devices provide unique power management controls. The devices have two power settings, high power and low power, on a per node basis. Low power consumption is approximately 50% of high power consumption with a timing delay adder (tLP) to the routing delay of the low power node. Each node can be configured as either high power or low power. However, care should be taken when sharing product terms between nodes with different power settings.

The ispMACH 5000VG devices also have a power-off feature for unused product terms. By default, any product term that is not used is configured as such. This allows the device to operate at minimal power consumption without affecting the timing of the design. For more information on power management, please refer to Technical Note TN1002: *Power Estimation in ispMACH 5000VG Devices*.

---

## IEEE 1149.1-Compliant Boundary Scan Testability

All ispMACH 5000VG devices have boundary scan cells and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more board-level testing. The test access port has its own supply voltage and can operate with LVCMOS3.3, 2.5 and 1.8V standards.

## sysIO Quick Configuration

To facilitate the most efficient board test, the physical nature of the I/O cells must be set before running any continuity tests. As these tests are fast, by nature, the overhead and time that is required for configuration of the I/Os' physical nature should be minimal so that board test time is minimized. The ispMACH 5000VG family of devices allows this by offering the user the ability to quickly configure the physical nature of the sysIO cells. This quick configuration takes milliseconds to complete, whereas it takes seconds for the entire device to be programmed. Lattice's ispVM™ System programming software can either perform the quick configuration through the PC parallel port, or can generate the ATE or test vectors necessary for a third-party test system.

## IEEE 1532-Compliant In-System Programming

In-system programming of devices provides a number of significant benefits including rapid prototyping, lower inventory levels, higher quality and the ability to make in-field modifications. All ispMACH 5000VG devices provide In-System Programming (ISP™) capability through their Boundary Scan Test Access Port. This capability has been implemented in a manner that ensures that the port remains compliant to the IEEE 1532 standard. By using IEEE 1532 as the communication interface through which ISP is achieved, customers get the benefit of a standard, well-defined interface.

The ispMACH 5000VG devices can be programmed across the commercial temperature and voltage range. The PC-based Lattice software facilitates in-system programming of ispMACH 5000VG devices. The software takes the JEDEC file output produced by the design implementation software, along with information about the scan chain, and creates a set of vectors used to drive the scan chain. The software can use these vectors to drive a scan chain via the parallel port of a PC. Alternatively, the software can output files in formats understood by common automated test equipment. This equipment can then be used to program ispMACH 5000VG devices during the testing of a circuit board.

## Security Bit

A programmable security bit is provided on the ispMACH 5000VG devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit prevents readback of the programmed pattern by a device programmer, securing proprietary design from competitors. The security bit also prevents programming and verification. The entire device must be erased in order to erase the security bit.

## Hot Socketing

The ispMACH 5000VG devices are well suited for those applications that require hot socketing capability. Hot socketing a device requires that the device, when powered down, can tolerate active signals on the I/Os and inputs without being damaged. Additionally, it requires that the effects of the powered-down device be minimal on active signals.

## Density Migration

The ispMACH 5000 family has been designed to ensure that different density devices in the same package have the same pin-out. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is possible to shift a lower utilization design targeted for a high density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

### Absolute Maximum Ratings<sup>1, 2, 3</sup>

Supply Voltage ( $V_{CC}$ ) . . . . . -0.5 to 5.4V  
 PLL Supply Voltage ( $V_{CCP}$ ) . . . . . -0.5 to 5.4V  
 Output Supply Voltage ( $V_{CCO}$ ) . . . . . -0.5 to 5.4V  
 Input Voltage Applied<sup>4</sup> . . . . . -0.5 to 5.6V  
 Tri-state Output Voltage Applied. . . . . -0.5 to 5.6V  
 Storage Temperature . . . . . -65 to 150°C  
 Junction Temperature ( $T_j$ ) with Power Applied . . . . -55 to 130°C

1. Stress above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
2. Compliance with Lattice *Thermal Management* document is required.
3. All voltages referenced to GND.
4. Overshoot and Undershoot of -2V to ( $V_{IH}$  (MAX)+2) volts is permitted for a duration of < 20ns.

### Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
$V_{CC}$	Supply Voltage	3.0	3.6	V
$V_{CCP}$	Supply Voltage for PLL block	3.0	3.6	V
$V_{CCJ}$	Supply Voltage for IEEE1149.1 Test Access Port	1.65	3.6	V
$T_j$ (Commercial)	Junction Commercial Operation	0	90	C
$T_j$ (Industrial)	Junction Industrial Operation	-40	105	C

Note:  $V_{CCJ}$  must be set in appropriate range to be compatible with desired LVCMOS standard.

### Erase Reprogram Specifications

Parameter	Min	Max	Units
Erase/Reprogram Cycle	1000	—	Cycles

### Hot Socketing Characteristics<sup>1,2,3</sup>

Symbol	Parameter	Condition	Min	Typ	Max	Units
$I_{DK}$	Input or I/O Leakage Current	$0 \leq V_{IN} \leq V_{IH}$ (MAX)	—	—	+/-100	$\mu$ A
		$V_{IH}$ (MAX) $\leq V_{IN} \leq 5.5V$	—	—	+/-100	$\mu$ A

1. Insensitive to sequence of  $V_{CC}$  and  $V_{CCO}$ . However, assumes monotonic rise / fall rates for  $V_{CC}$  and  $V_{CCO}$ .
2. LVTTTL, LVCMOS only
3.  $0 < V_{CC} \leq V_{CC}$  (MAX),  $0 < V_{CCO} \leq V_{CCO}$  (MAX)

## DC Electrical Characteristics

### Over Recommended Operating Conditions

Symbol	Parameter	Condition	Min	Typ	Max	Units	
$I_{IL}, I_{IH}^1$	Input or I/O Leakage Current	$0V \leq V_{IN} \leq V_{IH} (MAX)$	—	—	+/-10	$\mu A$	
$I_{PU}^2$	I/O Weak Pull-up Resistor Current	$0 \leq V_{IN} \leq 0.7 V_{CCO}$	$V_{CCO} = 3.3$	-30	—	-150	$\mu A$
			$V_{CCO} = 2.5$	-20	—	-150	$\mu A$
			$V_{CCO} = 1.8$	-10	—	-150	$\mu A$
$I_{PD}^2$	I/O Weak Pull-down Resistor Current	$V_{IL} (MAX) \leq V_{IN} \leq V_{IH} (MAX)$	30	—	150	$\mu A$	
$I_{BHLS}^2$	Bus Hold Low Sustaining Current	$V_{IN} = V_{IL} (MAX)$	30	—	—	$\mu A$	
$I_{BHHS}^2$	Bus Hold High Sustaining Current	$V_{IN} = 0.7 V_{CCO}$	$V_{CCO} = 3.3$	-30	—	—	$\mu A$
			$V_{CCO} = 2.5$	-20	—	—	$\mu A$
			$V_{CCO} = 1.8$	-10	—	—	$\mu A$
$I_{BHLO}^2$	Bus Hold Low Overdrive Current	$0V \leq V_{IN} \leq V_{IH} (MAX)$	—	—	150	$\mu A$	
$I_{BHHO}^2$	Bus Hold High Overdrive Current	$0V \leq V_{IN} \leq V_{IH} (MAX)$	—	—	-150	$\mu A$	
$I_{CC}^{3,4,5}$	Operating Power Supply Current	$V_{CC} = 3.3V$	—	380	—	mA	
$V_{BHT}$	Bus Hold Trip Points		$V_{IL} (MAX)$	—	$V_{IH} (MIN)$	V	
$C_1$	I/O Capacitance <sup>3</sup>	$V_{CC} = 3.3V, V_{IO} = 0 \text{ to } V_{IH} (MAX)$	—	10	—	pf	
		$V_{CCO} = 3.3V, 2.5, 1.8, 1.5$					
$C_2$	Clock Capacitance <sup>3</sup>	$V_{CC} = 3.3V, V_{IO} = 0 \text{ to } V_{IH} (MAX)$	—	10	—	pf	
		$V_{CCO} = 3.3V, 2.5, 1.8, 1.5$					
$C_3$	Global Input Capacitance <sup>3</sup>	$V_{CC} = 3.3V, V_{IO} = 0 \text{ to } V_{IH} (MAX)$	—	10	—	pf	
		$V_{CCO} = 3.3V, 2.5, 1.8, 1.5$					

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

2. Only available for LVCMOS and LVTTL standards.

3.  $T_A = 25^\circ C$ ,  $f = 1.0MHz$ .

4. Device configured with 16-bit counters.

5.  $I_{CC}$  varies with specific device configuration and operating frequency.

**sysIO Recommended Operating Conditions<sup>2</sup>**

Standard	V <sub>CCO</sub> (V)		V <sub>REF</sub> (V)	
	Min	Max	Min	Max
LVC MOS 3.3 <sup>1</sup>	3.0	3.6	—	—
LVC MOS 2.5	2.3	2.7	—	—
LVC MOS 1.8	1.65	1.95	—	—
LV TTL	3.0	3.6	—	—
PCI 3.3	3.0	3.6	—	—
PCI-X	3.0	3.6	—	—
AGP-1X	3.15	3.45	—	—
SSTL 2	2.3	2.7	1.15	1.35
SSTL 3	3.0	3.6	1.3	1.7
CTT 3.3	3.0	3.6	1.35	1.65
CTT 2.5	2.3	2.7	1.35	1.65
HSTL	1.4	1.6	0.68	0.9
GTL+	1.4	3.6	0.882	1.122

1. Software default setting.

2. Typical values for V<sub>CCO</sub> and V<sub>REF</sub> are the average of the Min and Max values.

## sysIO DC Electrical Characteristics

### Over Recommended Operating Conditions

Standard	$V_{IL}$		$V_{IH}$		$V_{OL}$ Max (V)	$V_{OH}$ Min (V)	$I_{OL}^2$ (mA)	$I_{OH}^2$ (mA)
	Min (V)	Max (V)	Min (V)	Max (V)				
LVC MOS 3.3 <sup>1</sup>	-0.3	0.8	2.0	5.5	0.4	2.4	20	-20
LVC MOS 3.3	-0.3	0.8	2.0	5.5	0.4	2.4	16, 12, 8, 5.33, 4	-16, -12, -8, -5.33, -4
					0.2	$V_{CCO} - 0.2$	0.1	-0.1
LV TTL	-0.3	0.8	2.0	5.5	0.4	2.4	20	-20
					0.2	$V_{CCO} - 0.2$	0.1	-0.1
LVC MOS 2.5	-0.3	0.7	1.7	3.6	0.4	$V_{CCO} - 0.4$	16, 12, 8, 5.33, 4	-16, -12, -8, -5.33, -4
					0.2	$V_{CCO} - 0.2$	0.1	-0.1
LVC MOS 1.8	-0.3	$0.35V_{CCO}$	$0.65V_{CCO}$	3.6	0.4	$V_{CCO} - 0.4$	12, 8, 5.33, 4	-12, -8, -5.33, -4
					0.2	$V_{CCO} - 0.2$	0.1	-0.1
PCI 3.3	-0.3	$0.3V_{CCO}$	$0.5V_{CCO}$	3.6	$0.1V_{CCO}$	$0.9V_{CCO}$	1.5	-0.5
PCI-X	-0.3	$0.35V_{CCO}$	$0.5V_{CCO}$	3.6	$0.1V_{CCO}$	$0.9V_{CCO}$	1.5	-0.5
AGP-1X	-0.3	$0.3V_{CCO}$	$0.5V_{CCO}$	3.6	$0.1V_{CCO}$	$0.9V_{CCO}$	1.5	-0.5
SSTL3 class I	-0.3	$V_{REF} - 0.2$	$V_{REF} + 0.2$	3.6	0.7	$V_{CCO} - 1.1$	8	-8
SSTL3 class II	-0.3	$V_{REF} - 0.2$	$V_{REF} + 0.2$	3.6	0.5	$V_{CCO} - 0.9$	16	-16
SSTL2 class I	-0.3	$V_{REF} - 0.18$	$V_{REF} + 0.18$	3.6	0.54	$V_{CCO} - 0.62$	7.6	-7.6
SSTL2 class II	-0.3	$V_{REF} - 0.18$	$V_{REF} + 0.18$	3.6	0.35	$V_{CCO} - 0.43$	15.2	-15.2
CTT 3.3	-0.3	$V_{REF} - 0.2$	$V_{REF} + 0.2$	3.6	$V_{REF} - 0.4$	$V_{REF} + 0.4$	8	-8
CTT 2.5	-0.3	$V_{REF} - 0.2$	$V_{REF} + 0.2$	3.6	$V_{REF} - 0.4$	$V_{REF} + 0.4$	8	-8
HSTL class I	-0.3	$V_{REF} - 0.1$	$V_{REF} + 0.1$	3.6	0.4	$V_{CCO} - 0.4$	8	-8
HSTL class III	-0.3	$V_{REF} - 0.1$	$V_{REF} + 0.1$	3.6	0.4	$V_{CCO} - 0.4$	24	-8
GTL+	-0.3	$V_{REF} - 0.2$	$V_{REF} + 0.2$	3.6	0.6	n/a	36	n/a

1. Software default setting

2. The average DC current drawn by I/Os between adjacent bank GND connections, or between the last GND in an I/O bank and the end of the I/O bank, as shown in the logic signals connection table, shall not exceed 96mA.

## sysIO Differential Input DC Electrical Characteristics and Operating Conditions

Symbol	Parameter	Test Conditions	Min	Max
$V_{INP} \cdot V_{INM}$	LVDS Input voltage	—	0	2.4
$V_{THD}$	LVDS Differential input threshold	—	$\pm 100\text{mV}$	—
$V_{IL}$	LVPECL Input Voltage Low	$V_{CC} = 3.0$ to $3.6\text{V}$	$V_{CC} - 1.81$	$V_{CC} - 1.48$
		$V_{CC} = 3.3\text{V}$	1.49V	1.83V
$V_{IH}$	LVPECL Input Voltage High	$V_{CC} = 3.0$ to $3.6\text{V}$	$V_{CC} - 1.17$	$V_{CC} - 0.88$
		$V_{CC} = 3.3\text{V}$	2.14V	2.42V

## ispMACH 5768VG External Switching Characteristics

Over Recommended Operating Conditions

Parameter	Description <sup>1,2,3</sup>	-5		-75		-10		-12		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>PD</sub>	Data propagation delay, 5-PT bypass	—	5.0	—	7.5	—	10.0	—	12.0	ns
t <sub>PD_PTSA</sub>	Data propagation delay, intrasegment path	—	6.0	—	9.0	—	11.5	—	13.5	ns
t <sub>PD_GLOBAL</sub>	Data propagation delay, intersegment path	—	6.5	—	9.75	—	13.0	—	16.0	ns
t <sub>S</sub>	GLB register setup time before clock, 5-PT bypass	3.0	—	5.0	—	7.5	—	9.3	—	ns
t <sub>S_PTSA</sub>	GLB register setup time before clock	3.0	—	6.0	—	8.5	—	10.0	—	ns
t <sub>SIR</sub>	GLB register setup time before clock, input register path	2.8	—	3.0	—	4.0	—	5.0	—	ns
t <sub>H</sub>	GLB register hold time before clock, 5-PT bypass	0.0	—	0.0	—	0.0	—	0.0	—	ns
t <sub>H_PTSA</sub>	GLB register hold time before clock	0.0	—	0.0	—	0.0	—	0.0	—	ns
t <sub>HIR</sub>	GLB register hold time before clock, input reg. path	0.0	—	0.0	—	0.0	—	0.0	—	ns
t <sub>CO</sub>	GLB register clock-to-output delay	—	4.4	—	5.0	—	6.0	—	7.0	ns
t <sub>R</sub>	External reset pin to output delay	—	6.5	—	9.0	—	10.0	—	10.9	ns
t <sub>RW</sub>	External reset pulse duration	4.0	—	6.0	—	8.0	—	9.5	—	ns
t <sub>LPTOE/DIS</sub>	Input to output local product term output enable/disable	—	7.0	—	9.75	—	11.5	—	13.4	ns
t <sub>SPTOE/DIS</sub>	Input to output segment product term output enable/disable	—	8.0	—	11.25	—	17.5	—	20.4	ns
t <sub>GOE/DIS</sub>	Global OE input to output enable/disable	—	6.2	—	7.5	—	8.85	—	10.0	ns
t <sub>CW</sub>	Global clock width, high or low	1.6	—	2.75	—	3.6	—	4.3	—	ns
t <sub>GW</sub>	Global gate width low (for low transparent) or high (for high transparent)	1.8	—	2.75	—	3.6	—	4.3	—	ns
t <sub>WIR</sub>	Input register clock width, high or low	1.8	—	2.75	—	3.6	—	4.3	—	ns
t <sub>SKEW</sub>	Clock-to-out skew, block level	—	0.25	—	0.35	—	0.45	—	0.55	ns
	Clock-to-out skew, segment level	—	0.4	—	0.5	—	0.6	—	0.7	ns
f <sub>MAX</sub> <sup>4</sup>	Clock frequency with internal feedback	178.6	—	117.0	—	87.0	—	73.0	—	MHz
f <sub>MAX</sub> (Ext.)	Clock frequency with external feedback, 1/ (t <sub>S_PTSA</sub> + t <sub>CO</sub> )	135.1	—	90.9	—	69.0	—	58.8	—	MHz
f <sub>MAX</sub> (Tog.)	Clock frequency max Toggle	312.5	—	181.0	—	138.0	—	116.0	—	MHz

Timing v.1.20

1. Timing numbers are based on default LVCMOS 3.3 I/O Buffers. Use timing adjusters provided to calculate timing for other standards.
2. Measured using standard switching circuit, assuming segment and global routing loading of 1, worst case PTSA loading and 1 output switching.
3. Pulse widths and clock widths less than minimum will cause unknown behavior.
4. Standard 16-bit counter using SRP feedback.

## ispMACH 51024VG External Switching Characteristics

## Over Recommended Operating Conditions

Parameter	Description <sup>1,2,3</sup>	-5		-75		-10		-12		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>PD</sub>	Data propagation delay, 5-PT bypass	—	5.0	—	7.5	—	10.0	—	12.0	ns
t <sub>PD_PTSA</sub>	Data propagation delay, intrasegment path	—	6.0	—	9.0	—	11.5	—	13.5	ns
t <sub>PD_GLOBAL</sub>	Data propagation delay, intersegment path	—	6.5	—	9.75	—	13.0	—	16.0	ns
t <sub>S</sub>	GLB register setup time before clock, 5-PT bypass	3.0	—	5.0	—	7.5	—	9.3	—	ns
t <sub>S_PTSA</sub>	GLB register setup time before clock	3.0	—	6.0	—	8.5	—	10.0	—	ns
t <sub>SIR</sub>	GLB register setup time before clock, input register path	2.8	—	3.0	—	4.0	—	5.0	—	ns
t <sub>H</sub>	GLB register hold time before clock, 5-PT bypass	0.0	—	0.0	—	0.0	—	0.0	—	ns
t <sub>H_PTSA</sub>	GLB register hold time before clock	0.0	—	0.0	—	0.0	—	0.0	—	ns
t <sub>HIR</sub>	GLB register hold time before clock, input reg. path	0.0	—	0.0	—	0.0	—	0.0	—	ns
t <sub>CO</sub>	GLB register clock-to-output delay	—	4.4	—	5.0	—	6.0	—	7.0	ns
t <sub>R</sub>	External reset pin to output delay	—	6.5	—	9.0	—	10.0	—	10.9	ns
t <sub>RW</sub>	External reset pulse duration	4.0	—	6.0	—	8.0	—	9.5	—	ns
t <sub>LPTOE/DIS</sub>	Input to output local product term output enable/disable	—	7.0	—	9.75	—	11.5	—	13.4	ns
t <sub>SPTOE/DIS</sub>	Input to output segment product term output enable/disable	—	8.0	—	11.25	—	17.5	—	20.4	ns
t <sub>GOE/DIS</sub>	Global OE input to output enable/disable	—	6.2	—	7.5	—	8.85	—	10.0	ns
t <sub>CW</sub>	Global clock width, high or low	1.6	—	2.75	—	3.6	—	4.3	—	ns
t <sub>GW</sub>	Global gate width low (for low transparent) or high (for high transparent)	1.8	—	2.75	—	3.6	—	4.3	—	ns
t <sub>WIR</sub>	Input register clock width, high or low	1.8	—	2.75	—	3.6	—	4.3	—	ns
t <sub>SKEW</sub>	Clock-to-out skew, block level	—	0.25	—	0.35	—	0.45	—	0.55	ns
	Clock-to-out skew, segment level	—	0.4	—	0.5	—	0.6	—	0.7	ns
f <sub>MAX</sub> <sup>4</sup>	Clock frequency with internal feedback	178.6	—	117.0	—	87.0	—	73.0	—	MHz
f <sub>MAX</sub> (Ext.)	Clock frequency with external feedback, 1/ (t <sub>S_PTSA</sub> + t <sub>CO</sub> )	135.1	—	90.9	—	69.0	—	58.8	—	MHz
f <sub>MAX</sub> (Tog.)	Clock frequency max Toggle	312.5	—	181.0	—	138.0	—	116.0	—	MHz


Timing v.1.10

1. Timing numbers are based on default LVCMOS 3.3 I/O Buffers. Use timing adjusters provided to calculate timing for other standards.
2. Measured using standard switching circuit, assuming segment and global routing loading of 1, worst case PTSA loading and 1 output switching.
3. Pulse widths and clock widths less than minimum will cause unknown behavior.
4. Standard 16-bit counter using SRP feedback.

## Timing Model

The task of determining the timing through the ispMACH 5000VG family, like any CPLD, is relatively simple. The timing model provided in Figure 11 shows the specific delay paths. Once the implementation of a given function is determined either conceptually or from the software report file, the delay path of the function can easily be determined from the timing model. The Lattice design tools report the timing delays based on the same timing model for a particular design. Note that the internal timing parameters are given for reference only, and are not tested. The external timing parameters are tested and guaranteed for every device. For more information on the timing model and usage, please refer to Technical Note TN1001: *ispMACH 5000VG Timing Model Design and Usage Guidelines*.

**Figure 11. ispMACH 5000VG Timing Model**



## ispMACH 5768VG Internal Timing Parameters

Over Recommended Operating Conditions

Parameter	Description	-5		-75		-10		-12		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
<b>In/Out Delays</b>										
$t_{IN}$	Input Buffer Delay	—	0.65	—	0.95	—	1.25	—	1.40	ns
$t_{GCLK\_IN}$	Global Clock Input Buffer Delay	—	0.65	—	0.95	—	1.25	—	1.40	ns
$t_{GOE}$	Global OE Pin Delay	—	4.05	—	5.00	—	6.00	—	7.00	ns
$t_{BUF}$	Delay through Output Buffer	—	1.15	—	1.50	—	1.75	—	1.90	ns
$t_{EN}$	Output Enable Time	—	2.15	—	2.50	—	2.85	—	3.00	ns
$t_{DIS}$	Output Disable Time	—	2.15	—	2.50	—	2.85	—	3.00	ns
$t_{RSTb}$	Global RESETbar Pin Delay	—	4.60	—	6.50	—	7.00	—	7.50	ns
<b>Routing Delays</b>										
$t_{ROUTE}$	Delay through SRP	—	2.80	—	4.20	—	5.65	—	6.90	ns
$t_{PTSA}$	Product Term Sharing Array Delay	—	0.40	—	1.85	—	2.35	—	2.50	ns
$t_{PDB}$	5-PT Bypass Propagation Delay	—	0.40	—	0.85	—	1.35	—	1.80	ns
$t_{PDi}$	Macrocell Propagation Delay	—	1.00	—	0.50	—	0.50	—	0.80	ns
$t_{INREG}$	Input Buffer to Macrocell Register Delay	—	3.00	—	3.05	—	3.50	—	4.40	ns
$t_{FBK}$	Internal Feedback Delay	—	0.00	—	0.00	—	0.00	—	0.00	ns
$t_{GCLK}$	Global Clock Tree Delay	—	0.85	—	0.70	—	0.55	—	0.65	ns
$t_{PLL\_DELAY}$	Programmable PLL Delay Increment	—	0.50	—	0.50	—	0.50	—	0.50	ns
$t_{PLL\_SEC\_DELAY}$	Additional Delay When Using Secondary PLL Output	—	0.60	—	0.60	—	0.60	—	0.60	ns
$t_{GRP}$	Global Routing Pool Delay	—	1.50	—	2.25	—	3.00	—	4.00	ns
<b>Register/Latch Delays</b>										
$t_S$	D-Register Setup Time	0.65	—	0.65	—	1.05	—	1.25	—	ns
$t_{S\_PT}$	D-Register Setup Time with PT Clock	0.65	—	0.65	—	1.05	—	1.25	—	ns
$t_H$	D-Register Hold Time	0.00	—	0.00	—	0.00	—	0.00	—	ns
$t_{ST}$	T-Register Setup Time	1.15	—	1.15	—	1.55	—	1.75	—	ns
$t_{ST\_PT}$	T-Register Setup Time with PT Clock	1.15	—	1.15	—	1.55	—	1.75	—	ns
$t_{HT}$	T-Register Hold Time	0.00	—	0.00	—	0.00	—	0.00	—	ns
$t_{COi}$	Register Clock to Output/Feedback MUX Time	—	1.75	—	1.85	—	2.45	—	3.05	ns
$t_{CES}$	Clock Enable Setup Time	2.60	—	3.90	—	5.05	—	5.95	—	ns
$t_{CEH}$	Clock Enable Hold Time	0.60	—	0.90	—	1.20	—	1.45	—	ns
$t_{SL}$	Latch Setup Time	2.80	—	4.20	—	5.50	—	6.60	—	ns
$t_{SL\_PT}$	Latch Setup Time with PT Clock	2.80	—	4.20	—	5.50	—	6.60	—	ns
$t_{HL}$	Latch Hold Time	0.00	—	0.00	—	0.00	—	0.00	—	ns
$t_{GOi}$	Latch Gate to Output/Feedback MUX Time	—	1.75	—	2.50	—	3.50	—	4.50	ns
$t_{PDLi}$	Propagation Delay through Transparent Latch to Output/Feedback MUX	—	2.40	—	3.50	—	4.00	—	4.50	ns
$t_{SRi}$	Asynchronous Reset or Set to Output/Feedback MUX Delay	—	0.75	—	1.00	—	1.25	—	1.50	ns
$t_{SRR}$	Asynchronous Reset or Set Recovery Delay	—	1.00	—	1.50	—	2.00	—	2.50	ns
<b>Control Delays</b>										
$t_{BCLK}$	GLB PT Clock Delay	—	3.10	—	4.65	—	6.00	—	7.00	ns
$t_{PTCLK}$	Macrocell PT Clock Delay	—	3.00	—	4.50	—	6.00	—	7.00	ns

## ispMACH 5768VG Internal Timing Parameters (Continued)

## Over Recommended Operating Conditions

Parameter	Description	-5		-75		-10		-12		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>BSR</sub>	Block PT Set/Reset Delay	—	2.00	—	3.00	—	4.00	—	4.80	ns
t <sub>PTSR</sub>	Macrocell PT Set/Reset Delay	—	2.00	—	3.00	—	4.00	—	4.80	ns
t <sub>SPTOE</sub>	Segment PT OE Delay	—	2.40	—	3.60	—	7.75	—	9.10	ns
t <sub>P<sub>T</sub>OE</sub>	Macrocell PT OE Delay	—	1.40	—	2.10	—	1.75	—	2.10	ns

Notes:

Timing v.1.20

1. Internal Timing Parameters are not tested and are for reference only. Refer to Timing Model in this data sheet for further details.
2. t<sub>PLL\_DELAY</sub> is the unit increment by which the clock signal can be incremented. The PLL can adjust the clock signal by up to 3.5ns in either direction in units of 0.5ns for each step.

## ispMACH 51024VG Internal Timing Parameters

## Over Recommended Operating Conditions

Parameter	Description	-5		-75		-10		-12		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
<b>In/Out Delays</b>										
t <sub>IN</sub>	Input Buffer Delay	—	0.65	—	0.95	—	1.25	—	1.40	ns
t <sub>GCLK_IN</sub>	Global Clock Input Buffer Delay	—	0.65	—	0.95	—	1.25	—	1.40	ns
t <sub>GOE</sub>	Global OE Pin Delay	—	4.05	—	5.00	—	6.00	—	7.00	ns
t <sub>BUF</sub>	Delay through Output Buffer	—	1.15	—	1.50	—	1.75	—	1.90	ns
t <sub>EN</sub>	Output Enable Time	—	2.15	—	2.50	—	2.85	—	3.00	ns
t <sub>DIS</sub>	Output Disable Time	—	2.15	—	2.50	—	2.85	—	3.00	ns
t <sub>RSTb</sub>	Global RESETbar Pin Delay	—	4.60	—	6.50	—	7.00	—	7.50	ns
<b>Routing Delays</b>										
t <sub>ROUTE</sub>	Delay through SRP	—	2.80	—	4.20	—	5.65	—	6.90	ns
t <sub>PTSA</sub>	Product Term Sharing Array Delay	—	0.40	—	1.85	—	2.35	—	2.50	ns
t <sub>PDB</sub>	5-PT Bypass Propagation Delay	—	0.40	—	0.85	—	1.35	—	1.80	ns
t <sub>PDi</sub>	Macrocell Propagation Delay	—	1.00	—	0.50	—	0.50	—	0.80	ns
t <sub>INREG</sub>	Input Buffer to Macrocell Register Delay	—	3.00	—	3.05	—	3.50	—	4.40	ns
t <sub>FBK</sub>	Internal Feedback Delay	—	0.00	—	0.00	—	0.00	—	0.00	ns
t <sub>GCLK</sub>	Global Clock Tree Delay	—	0.85	—	0.70	—	0.55	—	0.65	ns
t <sub>PLL_DELAY</sub>	Programmable PLL Delay Increment	—	0.50	—	0.50	—	0.50	—	0.50	ns
t <sub>PLL_SEC_DELAY</sub>	Additional Delay When Using Secondary PLL Output	—	0.60	—	0.60	—	0.60	—	0.60	ns
t <sub>GRP</sub>	Global Routing Pool Delay	—	1.50	—	2.25	—	3.00	—	4.00	ns
<b>Register/Latch Delays</b>										
t <sub>S</sub>	D-Register Setup Time	0.65	—	0.65	—	1.05	—	1.25	—	ns
t <sub>S_PT</sub>	D-Register Setup Time with PT Clock	0.65	—	0.65	—	1.05	—	1.25	—	ns
t <sub>H</sub>	D-Register Hold Time	0.00	—	0.00	—	0.00	—	0.00	—	ns
t <sub>ST</sub>	T-Register Setup Time	1.15	—	1.15	—	1.55	—	1.75	—	ns
t <sub>ST_PT</sub>	T-Register Setup Time with PT Clock	1.15	—	1.15	—	1.55	—	1.75	—	ns
t <sub>HT</sub>	T-Register Hold Time	0.00	—	0.00	—	0.00	—	0.00	—	ns
t <sub>COi</sub>	Register Clock to Output/Feedback MUX Time	—	1.75	—	1.85	—	2.45	—	3.05	ns

**ispMACH 51024VG Internal Timing Parameters (Continued)**

Over Recommended Operating Conditions

Parameter	Description	-5		-75		-10		-12		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>CES</sub>	Clock Enable Setup Time	2.60	—	3.90	—	5.05	—	5.95	—	ns
t <sub>CEH</sub>	Clock Enable Hold Time	0.60	—	0.90	—	1.20	—	1.45	—	ns
t <sub>SL</sub>	Latch Setup Time	2.80	—	4.20	—	5.50	—	6.60	—	ns
t <sub>SL_PT</sub>	Latch Setup Time with PT Clock	2.80	—	4.20	—	5.50	—	6.60	—	ns
t <sub>HL</sub>	Latch Hold Time	0.00	—	0.00	—	0.00	—	0.00	—	ns
t <sub>GOi</sub>	Latch Gate to Output/Feedback MUX Time	—	1.75	—	2.50	—	3.50	—	4.50	ns
t <sub>PDLi</sub>	Propagation Delay through Transparent Latch to Output/Feedback MUX	—	2.40	—	3.50	—	4.00	—	4.50	ns
t <sub>SRI</sub>	Asynchronous Reset or Set to Output/Feedback MUX Delay	—	0.75	—	1.00	—	1.25	—	1.50	ns
t <sub>SRR</sub>	Asynchronous Reset or Set Recovery Delay	—	1.00	—	1.50	—	2.00	—	2.50	ns
<b>Control Delays</b>										
t <sub>BCLK</sub>	GLB PT Clock Delay	—	3.10	—	4.65	—	6.00	—	7.00	ns
t <sub>PTCLK</sub>	Macrocell PT Clock Delay	—	3.00	—	4.50	—	6.00	—	7.00	ns
t <sub>BSR</sub>	Block PT Set/Reset Delay	—	2.00	—	3.00	—	4.00	—	4.80	ns
t <sub>PTSR</sub>	Macrocell PT Set/Reset Delay	—	2.00	—	3.00	—	4.00	—	4.80	ns
t <sub>SPTOE</sub>	Segment PT OE Delay	—	2.40	—	3.60	—	7.75	—	9.10	ns
t <sub>PTOE</sub>	Macrocell PT OE Delay	—	1.40	—	2.10	—	1.75	—	2.10	ns

Notes:

Timing v.1.10

1. Internal Timing Parameters are not tested and are for reference only. Refer to Timing Model in this data sheet for further details.
2. t<sub>PLL\_DELAY</sub> is the unit increment by which the clock signal can be incremented. The PLL can adjust the clock signal by up to 3.5ns in either direction in units of 0.5ns for each step.

## ispMACH 5768VG Timing Adders

Adder Type	Base Parameter	Description	-5		-75		-10		-12		Units
			Min	Max	Min	Max	Min	Max	Min	Max	
$t_{BLA}$	$t_{ROUTE}$	GLB Loading Adder	—	0.0	—	0.0	—	0.0	—	0.0	ns
$t_{EXP}$	$t_{PTSA}$	PT Expander Adder	—	1.5	—	2.0	—	2.5	—	2.5	ns
$t_{LP}$	$t_{ROUTE}$	Low Power Adder	—	1.5	—	1.5	—	1.5	—	1.5	ns
<b><math>t_{IOI}</math> Input Adders</b>											
LVCMOS18_in	$t_{IN}, t_{GCLK\_IN}, t_{RSTb}, t_{GOE}$	Using LVCMOS1.8 standard	—	0.90	—	0.90	—	0.90	—	0.90	ns
LVCMOS25_in	$t_{IN}, t_{GCLK\_IN}, t_{RSTb}, t_{GOE}$	Using LVCMOS2.5 standard	—	0.15	—	0.15	—	0.15	—	0.15	ns
LVCMOS33_in	$t_{IN}, t_{GCLK\_IN}, t_{RSTb}, t_{GOE}$	Using LVCMOS3.3 standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
LVTTTL	$t_{IN}, t_{GCLK\_IN}, t_{RSTb}, t_{GOE}$	Using LVTTTL standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
PCI_in	$t_{IN}, t_{GCLK\_IN}, t_{RSTb}, t_{GOE}$	Using PCI standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
PCI_X_in	$t_{IN}, t_{GCLK\_IN}, t_{RSTb}, t_{GOE}$	Using PCI_X standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
AGP_1X_in	$t_{IN}, t_{GCLK\_IN}, t_{RSTb}, t_{GOE}$	Using AGP-1X standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
SSTL3_I_in	$t_{IN}, t_{GCLK\_IN}, t_{RSTb}, t_{GOE}$	Using SSTL3_I standard	—	1.00	—	1.00	—	1.00	—	1.00	ns
SSTL3_II_in	$t_{IN}, t_{GCLK\_IN}, t_{RSTb}, t_{GOE}$	Using SSTL3_II standard	—	1.00	—	1.00	—	1.00	—	1.00	ns
SSTL2_I_in	$t_{IN}, t_{GCLK\_IN}, t_{RSTb}, t_{GOE}$	Using SSTL2_I standard	—	1.00	—	1.00	—	1.00	—	1.00	ns
SSTL2_II_in	$t_{IN}, t_{GCLK\_IN}, t_{RSTb}, t_{GOE}$	Using SSTL2_II standard	—	1.00	—	1.00	—	1.00	—	1.00	ns
CTT33_in	$t_{IN}, t_{GCLK\_IN}, t_{RSTb}, t_{GOE}$	Using CTT3.3 standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
CTT25_in	$t_{IN}, t_{GCLK\_IN}, t_{RSTb}, t_{GOE}$	Using CTT2.5 standard	—	0.15	—	0.15	—	0.15	—	0.15	ns
HSTL_I_in	$t_{IN}, t_{GCLK\_IN}, t_{RSTb}, t_{GOE}$	Using HSTL_I standard	—	1.25	—	1.25	—	1.25	—	1.25	ns
HSTL_III_in	$t_{IN}, t_{GCLK\_IN}, t_{RSTb}, t_{GOE}$	Using HSTL_III standard	—	1.25	—	1.25	—	1.25	—	1.25	ns
GTL+_in	$t_{IN}, t_{GCLK\_IN}, t_{RSTb}, t_{GOE}$	Using GTL+ standard	—	1.50	—	1.50	—	1.50	—	1.50	ns
LVDS_in	$t_{GCLK\_IN}$	Using LVDS standard	—	1.70	—	1.70	—	1.70	—	1.70	ns
LVPECL_in	$t_{GCLK\_IN}$	Using LVPECL standard	—	2.10	—	2.10	—	2.10	—	2.10	ns
<b><math>t_{IOO}</math> Output Adders</b>											
LVCMOS18_4mA_out	$t_{BUF}, t_{EN}, t_{DIS}$	Output configured as 1.8V & 4mA Buffer	—	3.00	—	3.00	—	3.00	—	3.00	ns
LVCMOS18_5mA_out	$t_{BUF}, t_{EN}, t_{DIS}$	Output configured as 1.8V & 5.33mA Buffer	—	2.50	—	2.50	—	2.50	—	2.50	ns
LVCMOS18_8mA_out	$t_{BUF}, t_{EN}, t_{DIS}$	Output configured as 1.8V & 8mA Buffer	—	1.85	—	1.85	—	1.85	—	1.85	ns

Note: Open drain timing is the same as corresponding LVCMOS timing.

Timing v.1.20

## ispMACH 5768VG Timing Adders (Continued)

Adder Type	Base Parameter	Description	-5		-75		-10		-12		Units
			Min	Max	Min	Max	Min	Max	Min	Max	
LVC MOS18_12mA_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Output configured as 1.8V & 12mA Buffer	—	1.35	—	1.35	—	1.35	—	1.35	ns
LVC MOS25_4mA_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Output configured as 2.5V & 4mA Buffer	—	1.50	—	1.50	—	1.50	—	1.50	ns
LVC MOS25_5mA_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Output configured as 2.5V & 5.33mA Buffer	—	1.25	—	1.25	—	1.25	—	1.25	ns
LVC MOS25_8mA_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Output configured as 2.5V & 8mA Buffer	—	0.70	—	0.70	—	0.70	—	0.70	ns
LVC MOS25_12mA_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Output configured as 2.5V & 12mA Buffer	—	0.50	—	0.50	—	0.50	—	0.50	ns
LVC MOS25_16mA_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Output configured as 2.5V & 16mA Buffer	—	0.25	—	0.25	—	0.25	—	0.25	ns
LVC MOS33_4mA_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Output configured as 3.3V & 4mA Buffer	—	1.50	—	1.50	—	1.50	—	1.50	ns
LVC MOS33_5mA_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Output configured as 3.3V & 5.33mA Buffer	—	1.25	—	1.25	—	1.25	—	1.25	ns
LVC MOS33_8mA_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Output configured as 3.3V & 8mA Buffer	—	0.40	—	0.40	—	0.40	—	0.40	ns
LVC MOS33_12mA_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Output configured as 3.3V & 12mA Buffer	—	0.10	—	0.10	—	0.10	—	0.10	ns
LVC MOS33_16mA_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Output configured as 3.3V & 16mA Buffer	—	0.0	—	0.0	—	0.0	—	0.0	ns
LVC MOS33_20mA_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Output configured as 3.3V & 20mA Buffer	—	0.0	—	0.0	—	0.0	—	0.0	ns
LV TTL	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Output configured as LV TTL Buffer	—	0.0	—	0.0	—	0.0	—	0.0	ns
Slow Slew	$t_{BUF}$ , $t_{EN}$	Output configured for slow slew rate	—	1.50	—	1.50	—	1.50	—	1.50	ns
PCI_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Using PCI standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
PCI_X_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Using PCI-X standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
AGP_1X_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Using AGP-1X standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
SSTL3_I_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Using SSTL3_I standard	—	-0.25	—	-0.25	—	-0.25	—	-0.25	ns
SSTL3_II_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Using SSTL3_II standard	—	-0.35	—	-0.35	—	-0.35	—	-0.35	ns
SSTL2_I_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Using SSTL2_I standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
SSTL2_II_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Using SSTL2_II standard	—	-0.25	—	-0.25	—	-0.25	—	-0.25	ns
CTT33_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Using CCT3.3 standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
CTT25_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Using CCT2.5 standard	—	0.25	—	0.25	—	0.25	—	0.25	ns
HSTL_I_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Using HSTL_I standard	—	-0.30	—	-0.30	—	-0.30	—	-0.30	ns

Note: Open drain timing is the same as corresponding LVC MOS timing.

Timing v.1.20

## ispMACH 5768VG Timing Adders (Continued)

Adder Type	Base Parameter	Description	-5		-75		-10		-12		Units
			Min	Max	Min	Max	Min	Max	Min	Max	
HSTL_III_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Using HSTL_III standard	—	0.00	—	0.00	—	0.00	—	0.00	ns
GTL+_out	$t_{BUF}$ , $t_{EN}$ , $t_{DIS}$	Using GTL+ standard	—	0.30	—	0.30	—	0.30	—	0.30	ns

Note: Open drain timing is the same as corresponding LVCMOS timing.

Timing v.1.20

## ispMACH 51024VG Timing Adders

Adder Type	Base Parameter	Description	-5		-75		-10		-12		Units
			Min	Max	Min	Max	Min	Max	Min	Max	
$t_{BLA}$	$t_{ROUTE}$	GLB Loading Adder	—	0.0	—	0.0	—	0.0	—	0.0	ns
$t_{EXP}$	$t_{PTSA}$	PT Expander Adder	—	1.5	—	2.0	—	2.5	—	2.5	ns
$t_{LP}$	$t_{ROUTE}$	Low Power Adder	—	1.5	—	1.5	—	1.5	—	1.5	ns
<b><math>t_{IOI}</math> Input Adders</b>											
LVCNOS18_in	$t_{IN}$ , $t_{GCLK\_IN}$ , $t_{RSTb}$ , $t_{GOE}$	Using LVCMOS1.8 standard	—	0.90	—	0.90	—	0.90	—	0.90	ns
LVCNOS25_in	$t_{IN}$ , $t_{GCLK\_IN}$ , $t_{RSTb}$ , $t_{GOE}$	Using LVCMOS2.5 standard	—	0.15	—	0.15	—	0.15	—	0.15	ns
LVCNOS33_in	$t_{IN}$ , $t_{GCLK\_IN}$ , $t_{RSTb}$ , $t_{GOE}$	Using LVCMOS3.3 standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
LVTTTL	$t_{IN}$ , $t_{GCLK\_IN}$ , $t_{RSTb}$ , $t_{GOE}$	Using LVTTTL standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
PCI_in	$t_{IN}$ , $t_{GCLK\_IN}$ , $t_{RSTb}$ , $t_{GOE}$	Using PCI standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
PCI_X_in	$t_{IN}$ , $t_{GCLK\_IN}$ , $t_{RSTb}$ , $t_{GOE}$	Using PCI_X standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
AGP_1X_in	$t_{IN}$ , $t_{GCLK\_IN}$ , $t_{RSTb}$ , $t_{GOE}$	Using AGP-1X standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
SSTL3_I_in	$t_{IN}$ , $t_{GCLK\_IN}$ , $t_{RSTb}$ , $t_{GOE}$	Using SSTL3_I standard	—	1.00	—	1.00	—	1.00	—	1.00	ns
SSTL3_II_in	$t_{IN}$ , $t_{GCLK\_IN}$ , $t_{RSTb}$ , $t_{GOE}$	Using SSTL3_II standard	—	1.00	—	1.00	—	1.00	—	1.00	ns
SSTL2_I_in	$t_{IN}$ , $t_{GCLK\_IN}$ , $t_{RSTb}$ , $t_{GOE}$	Using SSTL2_I standard	—	1.00	—	1.00	—	1.00	—	1.00	ns
SSTL2_II_in	$t_{IN}$ , $t_{GCLK\_IN}$ , $t_{RSTb}$ , $t_{GOE}$	Using SSTL2_II standard	—	1.00	—	1.00	—	1.00	—	1.00	ns
CTT33_in	$t_{IN}$ , $t_{GCLK\_IN}$ , $t_{RSTb}$ , $t_{GOE}$	Using CTT3.3 standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
CTT25_in	$t_{IN}$ , $t_{GCLK\_IN}$ , $t_{RSTb}$ , $t_{GOE}$	Using CTT2.5 standard	—	0.15	—	0.15	—	0.15	—	0.15	ns
HSTL_I_in	$t_{IN}$ , $t_{GCLK\_IN}$ , $t_{RSTb}$ , $t_{GOE}$	Using HSTL_I standard	—	1.25	—	1.25	—	1.25	—	1.25	ns
HSTL_III_in	$t_{IN}$ , $t_{GCLK\_IN}$ , $t_{RSTb}$ , $t_{GOE}$	Using HSTL_III standard	—	1.25	—	1.25	—	1.25	—	1.25	ns
GTL+_in	$t_{IN}$ , $t_{GCLK\_IN}$ , $t_{RSTb}$ , $t_{GOE}$	Using GTL+ standard	—	1.50	—	1.50	—	1.50	—	1.50	ns

Note: Open drain timing is the same as corresponding LVCMOS timing.

Timing v.1.10

## ispMACH 51024VG Timing Adders (Continued)

Adder Type	Base Parameter	Description	-5		-75		-10		-12		Units
			Min	Max	Min	Max	Min	Max	Min	Max	
LVDS_in	t <sub>GCLK_IN</sub>	Using LVDS standard	—	1.70	—	1.70	—	1.70	—	1.70	ns
LVPECL_in	t <sub>GCLK_IN</sub>	Using LVPECL standard	—	2.10	—	2.10	—	2.10	—	2.10	ns
<b>t<sub>100</sub> Output Adders</b>											
LVCMOS18_4mA_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 1.8V & 4mA Buffer	—	3.00	—	3.00	—	3.00	—	3.00	ns
LVCMOS18_5mA_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 1.8V & 5.33mA Buffer	—	2.50	—	2.50	—	2.50	—	2.50	ns
LVCMOS18_8mA_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 1.8V & 8mA Buffer	—	1.85	—	1.85	—	1.85	—	1.85	ns
LVCMOS18_12mA_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 1.8V & 12mA Buffer	—	1.35	—	1.35	—	1.35	—	1.35	ns
LVCMOS25_4mA_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 2.5V & 4mA Buffer	—	1.50	—	1.50	—	1.50	—	1.50	ns
LVCMOS25_5mA_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 2.5V & 5.33mA Buffer	—	1.25	—	1.25	—	1.25	—	1.25	ns
LVCMOS25_8mA_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 2.5V & 8mA Buffer	—	0.70	—	0.70	—	0.70	—	0.70	ns
LVCMOS25_12mA_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 2.5V & 12mA Buffer	—	0.50	—	0.50	—	0.50	—	0.50	ns
LVCMOS25_16mA_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 2.5V & 16mA Buffer	—	0.25	—	0.25	—	0.25	—	0.25	ns
LVCMOS33_4mA_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 3.3V & 4mA Buffer	—	1.50	—	1.50	—	1.50	—	1.50	ns
LVCMOS33_5mA_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 3.3V & 5.33mA Buffer	—	1.25	—	1.25	—	1.25	—	1.25	ns
LVCMOS33_8mA_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 3.3V & 8mA Buffer	—	0.40	—	0.40	—	0.40	—	0.40	ns
LVCMOS33_12mA_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 3.3V & 12mA Buffer	—	0.10	—	0.10	—	0.10	—	0.10	ns
LVCMOS33_16mA_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 3.3V & 16mA Buffer	—	0.0	—	0.0	—	0.0	—	0.0	ns
LVCMOS33_20mA_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 3.3V & 20mA Buffer	—	0.0	—	0.0	—	0.0	—	0.0	ns
LVTTTL	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as LVTTTL Buffer	—	0.0	—	0.0	—	0.0	—	0.0	ns
Slow Slew	t <sub>BUF</sub> , t <sub>EN</sub>	Output configured for slow slew rate	—	1.50	—	1.50	—	1.50	—	1.50	ns
PCI_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Using PCI standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
PCI_X_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Using PCI-X standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
AGP_1X_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Using AGP-1X standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
SSTL3_I_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Using SSTL3_I standard	—	-0.25	—	-0.25	—	-0.25	—	-0.25	ns
SSTL3_II_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Using SSTL3_II standard	—	-0.35	—	-0.35	—	-0.35	—	-0.35	ns

Note: Open drain timing is the same as corresponding LVCMOS timing.

Timing v.1.10