



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China






Test Procedure for the LC72725KVS Evaluation Board

27/4/2012

Fig.1 Illustration of LC72725KVS evaluation board



How to use:

1. Connect the power supply to VDD (TP2) and GND (TP1).
(+3.3V to +5.5V)
2. Input composite signals to the BNC connector (CN1).
3. Toggle SW1 (RST) and SW2 (MODE) and SW3 (TEST) to "VSS" side.
4. If the LC72725KVS detects RDS signal in composite signal, RDS-ID output level turns "H". And the LED lights up.
5. Connect RDCL and RDDA with RDS encoder (as shown in Fig.2) to measure error rate.



Appendix

Description of SW1 and SW2 and SW3:

(1)SW3 (TEST)

SW3=VDD: Standby mode is on when MODE (SW2) is switched to “VSS” side (Crystal circuit is stopped.).

SW3=VDD: LSI test mode is on when MODE (SW2) is switched to “VDD” side.

(Basically, customer cannot switch SW2 to VDD side.)

SW3=VSS: Once RDS signal is received, the signal is output from RDCL and RDDA, respectively.

(2)SW2 (MODE)

SW2=VDD: Slave mode is on when TEST is switched to “VSS” side. RDS clock must be input to RDCL externally. RDS-ID/READY is set to READY output port.

SW2=VSS: Once the RDS signal is received, the signal is output from RDCL and RDDA, respectively.


(3)SW1 (RST)

SW1=VDD: RDS-ID and internal buffer are reset. Once the RDS signal is received, the signal is output from RDCL and RDDA.

—————→ The internal circuit is reset.

SW1=VSS: Once the RDS signal is received, the signal is output from RDCL and RDDA.

Fig.2 Bit error rate measurement



(*) RDS encoder(VP-7662A) no longer in production. An equivalent model is MEGURO MSG-2174.



Reference data

FM Tuner LSI used LC01707PLF.

The bit error rate of LC72725KVS is as shown below.

