## imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# LC74772V

## CMOS LSI On-Screen Display LSI for Camcorder



#### **Overview**

The LC74772V is a CMOS LSI that implements on-screen display for camcorders. It displays characters and patterns in a camcorder viewfinder under microprocessor control. The LC74772V displays a  $12 \times 18$  dot font with 256 characters.

#### **Functions**

- Screen format: 12 lines × 24 characters (up to 288 characters)
- Number of characters displayed: Up to 288 characters
- Character format: 12 (horizontal) × 18 (vertical) dots
- Number of characters in font: 256 characters
- Character sizes: Normal and double, specified in line units
- Display start position
  - Horizontal: 64 positions
  - Vertical: 64 positions
- Character reverse video function: Individual characters can be displayed in reverse video.
- Types of blinking: Two types with periods of 1.0 and 0.5 seconds, specifiable on a per character basis. (Blinking has a 60% display on duty.)
- (Four divisors: 1/25, 1/30, 1/50, 1/60)
- Outputs: R, G, B plus 2 output systems Or: 4 output systems (character data and blanking data: 4 outputs each)
- External control input: 8-bit serial data input format.

## **Specifications**


#### **Absolute Maximum Ratings**

	0			
Parameter	Symbol	Conditions	Ratings	unit
Supply voltage	Vdd	Vdd	Vss-0.3 to Vss+7.0	V
Input voltage	VIN	All input pins	Vss - 0.3 to VDD + 0.3	V
Output voltage	Vout	CKOUT, CHA4, BLK4, CHA3, BLK3, B, G, R, BLANK	Vss - 0.3 to Vdd + 0.3	V
Allowable power dissipation	Pd max	Ta = 25°C	300	mW
Operating temperature	Topr		-30 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## **Package Dimensions**

unit : mm SSOP24(275mil)



#### LC74772V

## Allowable Operating Ranges at Ta = -30 to $+70^{\circ}$ C

Parameter	Symbol	Symbol Conditions		Ratings				
Faiametei	Symbol		min	typ	max	Unit		
Supply voltage	V <sub>DD</sub>	V <sub>DD</sub>	2.7	5.0	5.5	V		
Input high-level voltage	V <sub>IH</sub>	$\frac{\text{CTRL1, TEST}_{\text{IN}}, \overline{\text{CS}}, \text{SCLK}, \text{SIN}, \text{OUT}_{\text{MOD}}, \overline{\text{HSYNC}},}{\overline{\text{VSYNC}}, \overline{\text{RST}}}$	0.8 V <sub>DD</sub>		V <sub>DD</sub> + 0.3	V		
Input low-level voltage	V <sub>IL</sub>	$\frac{\text{CTRL1, TEST}_{\text{IN}}, \overline{\text{CS}}, \text{SCLK}, \text{SIN}, \text{OUT}_{\text{MOD}}, \overline{\text{HSYNC}},}{\text{VSYNC}, \overline{\text{RST}}}$	V <sub>SS</sub> – 0.3		0.2 V <sub>DD</sub>	V		
Oscillator frequency	F <sub>OSC</sub>	OSC <sub>IN</sub> , OSC <sub>OUT</sub> (LC oscillator)	6	(8)	10	MHz		


## Electrical Characteristics at Ta = -30 to $+70^{\circ}$ C, unless otherwise specified V<sub>DD</sub> = 5 V

Parameter	Symbol	Conditions		Unit			
Falametei	Symbol	Conditions	min	typ	max	Unit	
Output high-level voltage	V <sub>OH</sub>	$CK_{OUT},$ CHA4, BLK4, CHA3, BLK3, B, G, R, BLANK: $V_{DD}$ = 5.5 to 4.5 V (V_{DD} = 4.4 to 2.7 V), $I_{OH}$ = –1.0 mA (–0.5 mA)	0.9 V <sub>DD</sub>			v	
Output low-level voltage	V <sub>OL</sub>	$\begin{array}{l} CK_{OUT},  CHA4,  BLK4,  CHA3,  BLK3,  B,  G,  R,  BLANK; \\ V_{DD} = 5.5 \text{ to } 4.5 \text{ V} \left(V_{DD} = 4.4 \text{ to } 2.7 \text{ V}\right),  I_{OL} = 1.0 \text{ mA} \\ (0.5 \text{ mA}) \end{array}$			0.1 V <sub>DD</sub>	v	
Input current	IIH	$\frac{\text{CTRL1, TEST_{IN}, \overline{CS}, SCLK, SIN, OUT_{MOD}, \overline{HSYNC},}{\text{VSYNC}: V_{IN} = V_{DD}}$			1	μA	
	IIL	CTRL1, TEST <sub>IN</sub> , $\overline{\text{HSYNC}}$ , $\overline{\text{VSYNC}}$ : $V_{\text{IN}} = V_{\text{SS}}$	-1			μA	
Operating current drain	I <sub>DD</sub>	$V_{\text{DD}}$ pin; all outputs open, LC oscillator: 8 MHz			10	mA	

## Timing Characteristics at Ta = -30 to $+70^{\circ}$ C, V<sub>DD</sub> = $5 \pm 0.5$ V


Parameter	Symbol Conditions			Unit		
Farameter	Symbol	Symbol		typ	max	
Minimum input pulse width	t <sub>W (SCLK)</sub>	SCLK	200			ns
	t <sub>W (CS)</sub>	$\overline{\text{CS}}$ (the period that $\overline{\text{CS}}$ is high)	1			μs
Data setup time	t <sub>SU (CS)</sub>	CS	200			ns
	t <sub>SU (SIN)</sub>	SIN	200			ns
Data hold time	t <sub>h (CS)</sub>	CS	2			μs
	t <sub>h (SIN)</sub>	SIN	200			ns
One-word write time	t <sub>word</sub>	The time to write 8 bits of data	4.2			μs
	t <sub>wt</sub>	The RAM data write time	1			μs

#### Serial Data Input Timing



#### **Pin Assignment**


The signal names in parentheses indicate the output pin functions when 4-system output mode is used.



#### **Pin Functions**

PinNo.	Symbol	Function	Description
1	V <sub>SS</sub>	Ground	Ground connection
2 3	OSC <sub>IN</sub> OSC <sub>OUT</sub>	LC oscillator	Connections for the coil and capacitor that form the oscillator that generates the character output horizontal dot clock.
4	CTRL1	Clock input control	Control input that switches between LC oscillator mode and clock input mode Low: LC oscillator mode, high: clock input mode
5	TESTIN	Test control input	Test mode control input (The IC operates in test mode when this input is high.)
6	CS	Enable input	Serial data input enable input Low: active (This input has hysteresis characteristics.)
7	SCLK	Clock input	Serial data input clock input (This input has hysteresis characteristics.)
8	SIN	Data input	Serial data input (This input has hysteresis characteristics.)
9	CK <sub>OUT</sub>	Clock output	LC oscillator clock monitor output This signal is output when RST is low.
10	BLK4	Blanking signal output	Blanking signal output (system 2) Functions as the system 4 blanking data signal output in 4-system mode.
11	CHA4	Character data output	Character data signal output (system 2) Functions as the system 4 character data signal output in 4-system mode.
12	NC	Unused	Must be left open or tied to ground in normal operation.
13	NC	Unused	Must be left open or tied to ground in normal operation.
14	BLK3	Blanking signal output	Blanking signal output (system 1) Functions as the system 3 blanking data signal output in 4-system mode.
15	CHA3	Character data output	Character data signal output (system 1) Functions as the system 3 character data signal output in 4-system mode.
16	BLANK	Blanking signal output	Blanking signal output (blanking signal for RGB output) Functions as the system 2 blanking data signal output in 4-system mode.
17	R	Character data output	Character data (R) signal output Functions as the system 2 character data signal output in 4-system mode.
18	G	Character data output	Character data (G) signal output Functions as the system 1 blanking data signal output in 4-system mode.
19	В	Character data output	Character data (B) signal output Functions as the system 1 character data signal output in 4-system mode.
20	OUT <sub>MOD</sub>	Output control input	Control input that switches between RGB output and 4-system output Low: RGB output, high 4-system output
21	VSYNC	Vertical synchronizing signal input	Vertical synchronizing signal input (This input has hysteresis characteristics.)
22	HSYNC	Horizontal synchronizing	Horizontal synchronizing signal input (This input has hysteresis characteristics.) signal input
23	RST	Reset input	System reset signal input (This input has hysteresis characteristics.)
24	V <sub>DD</sub>	Power supply	Power supply connection (+5 V)

Note: 1. Built-in pull-up resistors can be specified for inclusion in the CS (pin 6), SCLK (pin 7), SIN (pin 8), and RST (pin 23) pins as mask options. 2. In clock input mode (when CTRL1 is high), the function that holds the OSC<sub>IN</sub> (pin 2) pin high during an oscillator reset is stopped.



#### **Display Control Commands**

The display control commands have an 8-bit serial input format. Data is input LSB first.

#### **Display Control Command Table**

				First	byte							Secon	d byte			
Command	Command coc			e		Da	ata		Data							
	D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0
COMMAND 0 System setup 1	0	0	0	0	RST SYS	RAM CLR		TST MOD	_	—	—					
COMMAND 1 System setup 2	0	0	0	1		-	CLK MOD1	-	_	—	—	 			. —	
COMMAND 2 Input control setup	0	0	1	0			DATA FMT		_	—	_	! !			¦	
COMMAND 3 General-purpose port control	0	0	1	1	PORT SET	OUT P11	OUT P10	OUT P9	_	—	—	¦	-	-		
COMMAND 4 Display operation control: reverse video and blinking	0	1	0	0	RVS ON	BLK ON	BLK	BLK 0	_	_						
COMMAND 5 Display control: on/off settings for each output	0	1	0	1	DSP 4	DSP 3	DSP	DSP 1	_	_						
COMMAND 6 Output control: systems 3 and 4	0	1	1	0	DSPF SL34	-	DSP GSG	DSP BSG	_	_	_	¦ —	-	-		
COMMAND 8 Display control: border	1	0	0	0	0	BKC R	BKC G	BKC B	BKO4 F1	BKO4 F0	BKO3 F1	BKO3 F0	BKO2 F1	BKO2 F0	BKO1 F1	BKO1 F0
COMMAND 9 Display start position	1	0	0	1	VP5	VP4	VP3	VP2	VP1	VP0	HP5	HP4	HP3	HP2	HP1	HP0
COMMAND 10 Display line control	1	0	1	0	LNF SZ	LNF OT4	LNF OT3	LN SEL	0	0	LIN 126	LIN 115	LIN 104	LIN 93	LIN 82	LIN 71
COMMAND 11 RAM write address	1	0	1	1	VADR 3	VADR 2	VADR	VADR 0	0	0	0	HADR 4	HADR 3	HADR 2	HADR 1	HADR 0
COMMAND 14 Display RAM setup data	1	1	¦ 1	BLK	RV	R	G	B	C7	C6	C5	C4	C3	C2	C1	C0
										(	2)					

① Command code: (These 4 bits in the first byte identify the command.)

Command 14 is recognized by the upper 3 bits.

- (2) Command data: (These bits specify the data for each command.)
  - For commands 0 through 7, 8 bits of data are read in.
  - For commands 8 through 14, 16 bits of data are read in.
  - If the command 2 data-1 bit (DATAFMT) was set to 1, after the first byte of a command 14 is read in, the system goes to continuous transfer mode for reading in a series of following bytes.

Note: 1. If the CS pin is set high, the command state is set to the command 0 (system control setup) state.

2. If a system reset is executed from the RST pin or by a command reset, the command register is set tot 0.

#### (1) COMMAND 0 (System control setup 1)

#### First byte

			Register content						
DA0 to DA7	Register name	State	Function	Note					
7	—	0							
6	—	0	Command 0 identification code						
5	—	0	Command o identification code						
4	—	0							
3	RST	0	Normal operation	If $\overline{CS}$ is low, the reset is executed, but if					
3	SYS	1	System reset	$\overline{CS}$ is high this command will be excluded.					
2	RAM	0	Normal operation	The VRAM clear operation is not executed when the oscillator					
2	CLR	1	Normal operation VRAM clear (All data is set to FE (hexadecimal))	is stopped.					
4	OSC	OSC	OSC	OSC	OSC	OSC	0	The LC oscillator operating state is maintained.	Valid when the display is off. VRAM write
I	STP	1	The LC oscillator is stopped.	is not possible when the oscillator is stopped.					
0	TST	0	Normal operation	Illegal setting.					
0	MOD	1	Test mode	This bit must always be set to 0.					

Note: This register is set to 0 on a reset (either by the RST pin or by a command reset).

#### Notes on command settings

- RSTSYS: A command reset is executed immediately after the data is read. The reset is cleared by returning the CS pin to high to reset this register. The reset is also cleared if this command is executed consecutively or if this register is set to 0.
- 2. RAMCLR: The RAM can only be erased when display is off. This operation is not executed during display. This operation cannot be executed if the LC oscillator is stopped. Only use this command when the LC oscillator is operating.
  - This command bit is automatically cleared when the RAM erase operation completes.
  - Once the RAM erase command has been read in, the following time is required to complete the operation.
     Tclear = 5 [µs] + 4/f<sub>OSC</sub> (LC-oscillator) × 288
- 3. OSCSTP: The LC oscillator stop command stops the LC oscillator connected to pins 2 and 3 (OSC<sub>IN</sub> and OSC<sub>OUT</sub>). The oscillator stop command is only executed when display is off. It is not executed if display is in progress.
  - In external clock input mode, this command stops the acquisition of that clock signal.
- 4. TSTMOD: The test mode command is executed if the  $\text{TEST}_{\text{IN}}$  pin (pin 5) is high. This command should not be used by applications in normal operation.

## (2) COMMAND 1 (System control setup 2)

#### First byte

	Desister nome			Re	egister content	Note					
DA0 to DA7	Register name	State			Function	Note					
7	-	0									
6	_	0	Command	1 identified	tion and						
5	_	0	Command	i identifica	llion code						
4	_	1									
3	CSYN	0	HSYNC (pi signal inpu	,	ions as the horizontal synchronizing	The VSYNC pin (pin 21) must be tied to ground or V <sub>DD</sub> in composite					
3 MOD		1	HSYNC (pi signal inpu		ions as the composite synchronizing	synchronizing signal input mode.					
0	CLK	0	The systen	n clock has	a positive polarity.	This sets the clock polarity for system					
2	POLT	1	The systen	n clock has	a negative polarity.	operation when pin 2 is used as a clock input.					
1	CLK MOD1	0	MOD1	MOD0	Operation LC oscillator mode	Valid when the CTRL1 pin (pin 4) is high.					
			0	1	Clock input (1 dot)	The input clock frequency in clock input					
	СГК	CLK	CLK	CLK	CLK	CLK	0		0	Clock input (NTSC)	<ul> <li>mode is either 4fsc or the dot clock</li> <li>frequency.</li> </ul>
0	MOD0	1	1	1	Clock input (PAL)						

#### ③ COMMAND 2 (Input control)

## First byte

	<b>D</b>		Register content	Nut						
DA0 to DA7	Register name	State	Function	Note						
7	—	0								
6	—	0	Command 2 identification code							
5	—	1	Command 2 Identification code							
4	—	0								
3	o VSYN	0	The vertical synchronizing signal input polarity is low active.	Sets the pin 21 (VSYNC) signal input						
3	POLT	1	The vertical synchronizing signal input polarity is high active.	polarity.						
2	HSYN	0	The horizontal synchronizing signal input polarity is low active.	Sets the pin 22 (HSYNC) signal input						
2	POLT	1	The horizontal synchronizing signal input polarity is high active.	polarity.						
1	DATA	DATA	DATA	DATA	DATA	DATA	DATA	0	Data is transferred in 16-bit units.	Sets the COMMAND 14 data transfer
1	FMT	1	Continuous transfers with the upper 8 bits input first and then the lower 8 bits	format.						
0	ATR	0	RV specifies the reverse video display function.	COMMAND-14 Data 11: Valid in RV RGB output mode.						
U	FMT	1	RV specifies system 3 output control.							

## ( COMMAND 3 (General-purpose port control)

#### First byte

	D. I.I.		Register content	N									
DA0 to DA7	Register name	State	Function	- Note									
7	—	0											
6	—	0	Command 3 identification code										
5	—	1											
4	—	1											
3	PORT SET	0	System 4 functions as a normal character and border outputs.	Controls the pin 10 (BLK4) and pin 11									
3		1	System 4 functions as general-purpose ports.	(CHA4) outputs.									
2	OUT	0	The pin 11 output is set to low.	Sets the output when PORTSET is									
2	P11	1	The pin 11 output is set to high.	set to 1.									
	OUT	OUT	OUT	OUT	OUT	OUT	OUT	OUT	OUT	OUT	0	The pin 10 output is set to low.	Sets the output when PORTSET is
I	P10	1	The pin 10 output is set to high.	set to 1.									
0	OUT	0	The pin 9 output is set to low.	Sets the output for pin 9 during normal									
0	P9	1	The pin 9 output is set to high.	operation (other than during a reset).									

#### (5) COMMAND 4 (Display control: reverse video and blinking)

## First byte

	Deviatory			Re	egister content	Nista
DA0 to DA7	Register name	State			Function	Note
7	—	0				
6	—	1	Command	1 identified	tion and	
5	—	0	Command	4 Identifica		
4	—	0				
3	RVS	0	_			
3	ON	1	Characters in reverse		the attribute is specified are displayed	
2	BLK		_			
2	ON	1	Characters displayed b		the attribute is specified are	
1	DI I//	0	BLK1	BLK0	Operation	
1	BLK1	1		0	V × 25 (PAL: 0.5 s)	The blinking period setting The duty is 60% for all types.
			0	1	V × 30 (NTSC: 0.5 s)	Character display on: 60%
		0	1	0	V × 50 (PAL: 1.0 s)	Character display off: 40%
0	BLK0	1	1	1	V × 60 (NTSC: 1.0 s)	V: Vertical period

## (6) COMMAND 5 (Display control: on/off settings for each output system)

#### First byte

	D. i.i.		Register content	N		
DA0 to DA7	Register name	State	Function	Note		
7	—	0				
6	—	1	Command 5 identification code			
5	—	0	Command 5 Identification code			
4	—	1				
3	3 DSP4		System 4 output off	Pin 10 (BLK4) and pin 11 (CHA4) output		
5	D3F4	1	System 4 output on	control		
2	DSP3	0903	DSB3	0	System 3 output off	Pin 14 (BLK3) and pin 15 (CHA3) output
2		1	System 3 output on	control		
1	DSP2	0	System 2 output off	Pin 16 (BLK2) and pin 17 (CHA2) output control		
1	5012	1	System 2 output on	Invalid in RGB output mode.		
0	DSP1	0	System 1 (RGB) output off	Pin 18 (BLK1) and pin 19 (CHA1) output control		
0		1	System 1 (RGB) output on	Functions as the RGB output control in RGB output mode.		

#### ⑦ COMMAND 6 (Output control: systems 3 and 4 output control settings)

## First byte

	Desister nome			Re	gister conte	ent		Note				
DA0 to DA7	Register name	State			Func	tion		Note				
7	—	0										
6	—	1	Command	Cidantifica	tion and a							
5	—	1	Command	o identifica	lion code							
4	—	0										
3	DSPF	0	Sets the sy described I		out conditio	ns according to the command		Only system 4 is valid in 4-system output mode. System 4 cannot be set				
3	SL34	1	Sets the sy described I		out conditio		when the general-purpose output port usage is specified.					
	DSP	0	DSPRSG	DSPGSG	DSPBSG	Output selection	1					
2	RSG	1	0	0	0	Signals other than R, G, B are output.		Note: The following registers are set to				
			0	0	1	B is output.		1 during a reset. DSPRSG				
	DSP	0	0	1	0	G is output.		DSPGSG				
1	GSG	1	0	1	1	G and B are output.		DSPBSG				
			1	0	0	R is output.		As a result, the "All of R, G, B ar output" state is selected during a				
		0	1	0	1	R and B are output.		reset.				
0	DSP BSG		1	1	0	R and G are output.						
	550	1	1	1	1	All of R, G, B are output.	]					

## (a) COMMAND 8 (Output control: background color setting: RGB output mode)

#### First byte

	D. it			Re	gister cont	ent		<b>N</b> 1 .		
DA0 to DA7	Register name	State			Fund	ction		Note		
7	—	1								
6	—	0	Command	0 identifica	tion and a					
5	—	0	Command	o identifica	lion code					
4	—	0								
3		0	_							
2	BKCR	0	BKCR	BKCG	BKCB Background color					
2		1	0	0	0	Black				
			0	0	1	Blue		ckground color setting in RGB output		
		0	0	1	0	Green	- mo			
1	BKCG		- 0 1 1 Cyan					is command is invalid in 4-system put mode.		
		1	1	0	0	Red	• Ir	nvalid when pin 20 (OUT <sub>MOD</sub> ) is high.		
			1	1 0 1 Magenta			]  •v	alid when pin 20 (OUT <sub>MOD</sub> ) is low.		
0	ВКСВ	0	1 1 0 Yellow		]					
	DICD	1	1	1	1	]				

## Second byte

DA0 to DA7	Register name			Re	gister content	Note				
DAU IO DA7	Register hame	State			Function	Note				
7	BKO4	0	BKO4F1	BKO4F0	Operation function					
1	F1	1	0	0	No background or border					
			0	1	Font size (black characters)	The system 4 output border setting				
	BKO4	0	1	0	Border					
6	F0	1	1	1	Areas other than the font (all filled)					
		0		1						
5	BKO3		BKO3F1	BKO3F0	Operation function					
	F1	1	0	0	No background or border					
			0	1	Font size (black characters)	The system 3 output border setting				
	вкоз	0	1	0	Border					
4	F0	1	1	1	Areas other than the font (all filled)					
		0		T						
3	BKO2 F1		BKO2F1	BKO2F0	Operation function	The system 2 output border setting				
		1	0	0	No background or border	This command is invalid in RGB output				
			0	1	Font size (black characters)	mode.				
	BKO2	0	1	0	Border	<ul> <li>Invalid when pin 20 (OUT<sub>MOD</sub>) is low.</li> <li>Valid when pin 20 (OUT<sub>MOD</sub>) is high.</li> </ul>				
2	F0	1	1	1	Areas other than the font (all filled)					
	DKO1	0		1		1				
1	BKO1 F1		BKO1F1		Operation function					
		1	0	0	No background or border	The system 1 or RGB output border				
			0	1	Font size	setting				
0	BKO1	0	1	0	Border					
U	F0	1	1	1	Areas other than the font (all filled)					

## (9) COMMAND 9 (Display start position setting)

#### First byte

	Desistant		Register content	N = ± =
DA0 to DA7	Register name	State	Function	Note
7	—	1		
6	—	0	Command 9 identification code	
5	—	0	Command 9 Identification code	
4	—	1		
3	VP5	0	If VS is the vertical display start position then: VS = $H \times (52nVP_n) + 16H$ n = 0	
5		1	n`= 0 "' Where H is horizontal period pulse period.	
2	VP4	0	HSYNC	
L		1		
1	VP3	0	vs vs	
·	VI 3	1	VSYNC Character	
0	VP2	0	HS display area	
0	VI <sup>-</sup> Z	1		

## Second byte

	Desistantes		Register content	Nete
DA0 to DA7	Register name	State	Function	Note
7	VP1	0		
/		1		
6	VP0	0		
0	VFU	1		
5	HP5	0		
5	TIF 5	1		
4	HP4	0	If VS is the horizontal display start position then:	
4		1	$HS = Tc \times (\sum_{n=1}^{5} 2^{n}HP_{n}) + 12Tc$	
3	HP3	0	n = 0	
5	TIF5	1	Where Tc is a single period of the LC oscillator connected to pins 2 and 3 ( $OSC_{IN}$ and $OSC_{OUT}$ ), or:	
2	HP2	0	Tc is the period of the input clock (4fsc input) if CTRL1 (pin 4) is	
2	TIFZ	1	high.	
1	HP1	0	NTSC mode: 7.159 MHz = $4 \text{fsc} \times 1/2$	
	111-1	1	PAL mode: 7.094 MHz = $4 \text{fsc} \times 2/5$	
0	HP0	0		
0	HPU	1		

## () COMMAND 10 (Display line control)

#### First byte

			Register content			
DA0 to DA7	Register name	State	Function	Note		
7	—	1				
6	—	0	Command 10 identification code			
5	—	1	Command To Identification code			
4	—	0				
0	LNF	0	_			
3	SZ	1	Sets the character size.	7		
0	LNF	0	_	Invalid in general-purpose port mode.		
2	OT4	1	Sets the system 4 display line.	Invalid in general-purpose port mode.		
	LNF	0	-			
I	OT3	1	Sets the system 3 display line.	<ul> <li>Invalid in system 4 output setup mode.</li> </ul>		
0	LNF	0	The line specified by the next 6 bits is one of lines 1 to 6.	Controls the line switching specified by the six bits in the second byte.		
0	SEL	1	The line specified by the next 6 bits is one of lines 7 to 12.			

## Second byte

			Register content	N				
DA0 to DA7	Register name	State	Function	Note				
7	—	0	-					
6	—	0	-					
5	LIN	0	Clears the line 6 (12) setting.					
5	126	1	Sets line 6 (12).					
4	LIN	0	Clears the line 5 (11) setting.					
4	115	1	Sets line 5 (11).	The character size or display line				
0	LIN	0	Clears the line 4 (10) setting.	setting				
3	104	1	Sets line 4 (10).	0: Character size specification = norma				
2	LIN	0	Clears the line 3 (9) setting.	Display line specification = off 1: Character size specification = double				
2	93	1	Sets line 3 (9).	size				
4	LIN	0	Clears the line 2 (8) setting.	Display line specification = on				
I	82	1	Sets line 2 (8).	1				
0	LIN	0	Clears the line 1 (7) setting.	1				
0	71	1	Sets line 1 (7).	1				

## (1) COMMAND 11 (Display RAM write address setting)

## First byte

	<b>D</b>		Register content	N
DA0 to DA7	Register name	State	Function	Note
7	—	1		
6	—	0	Command 11 identification code	
5	—	1		
4	—	1		
3	VADR	0		
3	3	1		
2	VADR	0		
2	2	1	The range of the display RAM vertical address (line address)	
1	VADR	0	setting is from 0 to B (hexadecimal) (12 lines). Values of C (hexadecimal) or larger are not allowed.	
I	1	1	······································	
0	VADR	0		
U	0	1		

## Second byte

	5		Register content	
DA0 to DA7	Register name	State	Function	Note
7	_	0	-	
6		0	_	
5		0	_	
4	HADR	0		
4	4	1		
3	HADR	0		
5	3	1		
2	HADR	0	The range of the display RAM horizontal address (character address) setting is from 00 to 17 (hexadecimal) (24 characters).	
2	2	1	Values of 18 (hexadecimal) or larger are not allowed.	
1	HADR	0		
	1	1		
0	HADR	0		
0	0	1		

## (2) COMMAND 14 (Display RAM setup data)

## First byte

	<b>D</b>		Register content	
DA0 to DA7	Register name	State	Function	Note
7	—	1		
6	—	1	Command 14 identification code	
5	—	1		
4	BLK	0	-	
4	DLK	1	Blinking character specification	
3	BV	0	_	
3	ΠV	1	Reverse video character specification	
2	R	0	-	
2	n n	1	R output specification (system 3 output in 4-system output mode)	
4	G	0	_	
1	G	1	G output specification (system 2 output in 4-system output mode)	
0	В	0	_	
0	D	1	B output specification (system 1 output in 4-system output mode)	

## Second byte

	D. I.I.		Register content	N
DA0 to DA7	Register name	State	Function	Note
7	C7	0		
1	07	1		
6	C6	0		
0	00	1		
5	C5	0	Character code setting	
	05	1	There are 256 characters (00 to FF hexadecimal).	
4	C4	0	FE hexadecimal is handled as blank data.	
		1	Nothing is displayed, whatever the other conditions are set to.	
3	C3	0	FF hexadecimal functions as the transfer termination code for	
	00	1	character-code-only continuous transfers.	
2	C2	0	Continuous transfer mode is set up by setting the data 0 bit (DATAFMT) in COMMAND 2 to 1.	
2	02	1		
1	C1	0		
'		1		
0	C0	0		
Ŭ		1		

#### **Display Screen Organization**

The display screen consists of 12 lines of 24 characters each.

Thus the maximum number of characters that can be displayed is 288 characters.

The display memory address consists of a line address (VADR0, VADR1, VADR2, and VADR3 representing values from 0 to B (hexadecimal)), and a column (character position) address (HADR0, HADR1, HADR2, HADR3, and HADR4 representing values from 0 to 17 (hexadecimal)).

#### **Display Screen Organization (Display memory address)**

												- 24	chara	cters-											<b>→</b>
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
1	1	00h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h	14h	15h	16h	17h
	1	00h																							
	2	00h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h	14h	15h	16h	17h
	-	01h																							
	3	00h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h	14h	15h	16h	17h
	•	02h																							
	4	00h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h	14h	15h	16h	17h
		03h																							
	5	00h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h	14h	15h	16h	17h
		04h																							
	6	00h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h	14h	15h	16h	17h
12 ro		05h																							
Ï	7	00h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h	14h	15h	16h	17h
		06h																							
	8	00h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h	14h	15h	16h	17h
		07h																							
	9	00h 08h	01h 08h	02h 08h	03h 08h	04h 08h	05h 08h	06h 08h	07h 08h	08h 08h	09h 08h	0Ah 08h	0Bh 08h	0Ch 08h	0Dh 08h	0Eh 08h	0Fh 08h	10h 08h	11h 08h	12h 08h	13h 08h	14h 08h	15h 08h	16h 08h	17h 08h
	10	00h 09h	01h 09h	02h 09h	03h 09h	04h 09h	05h 09h	06h 09h	07h 09h	08h 09h	09h 09h	0Ah 09h	0Bh 09h	0Ch 09h	0Dh 09h	0Eh 09h	0Fh 09h	10h 09h	11h 09h	12h 09h	13h 09h	14h 09h	15h 09h	16h 09h	17h 09h
	11	00h 0Ah	01h 0Ah	02h 0Ah	03h 0Ah	04h 0Ah	05h 0Ah	06h 0Ah	07h 04h	08h 0Ah	09h 0Ah	0Ah 0Ah	0Bh 0Ah	0Ch 0Ah	0Dh 0Ah	0Eh 0Ah	0Fh	10h 0Ah	11h 0Ah	12h 0Ah	13h 0Ah	14h 0Ah	15h 0Ah	16h 0Ah	17h 0Ah
										-												-			
	12	00h 0Bh	01h 0Bh	02h 0Bh	03h 0Bh	04h 0Bh	05h 0Bh	06h 0Bh	07h 0Bh	08h 0Bh	09h 0Bh	0Ah 0Bh	0Bh 0Bh	0Ch 0Bh	0Dh 0Bh	0Eh 0Bh	0Fh 0Bh	10h 0Bh	11h 0Bh	12h 0Bh	13h OBh	14h 0Bh	15h 0Bh	16h 0Bh	17h 0Bh
_		501	0.001			VDI	0.011	0.011	0.011	0.011	001					000	000	JDH	VDI	JDI	000		VDI	VDH	JDI



H-address (horizontal address: in hexadecimal) V-address (vertical address: in hexadecimal)

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa