## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## LC75810E, LC75810T

## 1/8 to 1/10-Duty Dot Matrix LCD Controller / Driver

## Overview

The LC75810E and LC75810T are $1 / 8$ to $1 / 10$ duty dot matrix LCD display controllers/drivers that support the display of characters, numbers, and symbols. In addition to generating dot matrix LCD drive signals based on data transferred serially from a microcontroller, the LC75810E and LC75810T also provide on-chip character display ROM and RAM to allow display systems to be implemented easily.

## Features

- Controls and drives a $5 \times 7,5 \times 8$, or $5 \times 9$ dot matrix LCD.
- Supports accessory display segment drive
(up to 80 segments)
- Display technique:

1/8-duty, 1/4-bias drive ( $5 \times 7$ dots, $6 \times 7$ dots)
1/9-duty, 1/4-bias drive ( $5 \times 8$ dots, $6 \times 8$ dots)
$1 / 10$-duty, $1 / 4$-bias drive ( $5 \times 9$ dots, $6 \times 9$ dots)

- Display digits:

16 digits $\times 1$ line ( $5 \times 7$ dots),
15 digits $\times 1$ line ( $5 \times 8$ or $5 \times 9$ dots)
13 digits $\times 1$ line $(6 \times 7,6 \times 8$, or $6 \times 9$ dots $)$

- Display control memory

CGROM: 240 characters ( $5 \times 7,5 \times 8$, or $5 \times 9$ dots)
CGRAM: 16 characters ( $5 \times 7,5 \times 8$, or $5 \times 9$ dots)
DCRAM: $64 \times 8$ bits
ALATCH: 80 bits

- Instruction function

Display on/off control
Smooth up, down, left, and right scrolling of the display

- Provides a backup function based on power saving mode
- The frame frequency of the common and segment output waveforms can be controlled by instructions.
- Built-in display contrast adjustment circuit
- Serial data input supports CCB* format communication with the system controller
- Independent LCD driver block power supply $\mathrm{V}_{\mathrm{LCD}}$
- Provides a $\overline{\mathrm{RES}}$ pin for IC internal initialization.
- RC oscillator circuit
* Computer Control Bus (CCB) is an ON Semiconductor's original bus format and the bus addresses are controlled by ON Semiconductor.

ORDERING INFORMATION
See detailed ordering and shipping information on page 55 of this data sheet.

ON Semiconductor ${ }^{\circledR}$
www.onsemi.com


PQFP100 14x20 / QIP100E [LC75810E]


TQFP100 14x14 / TQIP100
[LC75810T]

## Pin Assignments (Top view)



## Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $\mathrm{V}_{\mathrm{DD}}$ max | $V_{D D}$ | -0.3 to +7.0 | V |
|  | $V_{\text {LCD }}$ max | $V_{\text {LCD }}$ | -0.3 to +11.0 |  |
| Input voltage | $\mathrm{V}_{\text {IN }} 1$ | CE, CL, DI, $\overline{\mathrm{RES}}$ | -0.3 to +7.0 | V |
|  | $\mathrm{V}_{1 \times} 2$ | OSC | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |
|  | $\mathrm{V}_{1 \times} 3$ | $V_{\text {LCD }} 1, \mathrm{~V}_{\text {LCD }} 2, \mathrm{~V}_{\text {LCD }} 3$ | -0.3 to $V_{\text {LCD }}+0.3$ |  |
| Output voltage | $\mathrm{V}_{\text {Out }} 1$ | OSC | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
|  | $\mathrm{V}_{\text {OUT }} 2$ | $\mathrm{V}_{\text {LCD }} 0, \mathrm{~S} 1$ to S80, COM1 to COM10 | -0.3 to $\mathrm{V}_{\mathrm{LCD}}+0.3$ |  |
| Output current | lout 1 | S1 to S80 | 300 | $\mu \mathrm{A}$ |
|  | lout 2 | COM1 to COM10 | 3 | mA |
| Allowable power dissipation | Pd max | Ta $=85^{\circ} \mathrm{C}$ | 200 | mW |
| Operating temperature | Topr |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Allowable Operating Ranges at $\mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{Ss}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min. | typ. | max. |  |
| Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | $V_{\text {D }}$ | 2.7 |  | 6.0 | V |
|  | $V_{\text {LCD }}$ | When the display contrast adjustment circuit is used. | 7.0 |  | 10.0 |  |
|  |  | When the display contrast adjustment circuit is not used. | 4.5 |  | 10.0 |  |
| Output voltage | $\mathrm{V}_{\text {LCD }} 0$ | VLCD0 | 4.5 |  | $\mathrm{V}_{\text {LCD }}$ | V |
| Input voltage | $\mathrm{V}_{\text {LCD }} 1$ | $\mathrm{V}_{\text {LCD }} 1$ |  | 3/4 V ${ }_{\text {LCD }} 0$ | $\mathrm{V}_{\text {LCD }} 0$ | V |
|  | $\mathrm{V}_{\text {LCD }} 2$ | $\mathrm{V}_{\text {LCD }} 2$ |  | $2 / 4 \mathrm{~V}_{\text {LCD }} 0$ | $\mathrm{V}_{\text {LCD }} 0$ |  |
|  | $\mathrm{V}_{\text {LCD }} 3$ | VLcD 3 |  | 1/4 V LCDD | $\mathrm{V}_{\text {LCD }} 0$ |  |
| Input high level voltage | $\mathrm{V}_{\text {IH }}$ | CE, CL, DI, $\overline{\mathrm{RES}}$ | 0.8 V DD |  | 6.0 | V |
| Input low level voltage | $\mathrm{V}_{\text {IL }}$ | CE, CL, DI, $\overline{\mathrm{RES}}$ | 0 |  | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
| Recommended external resistance | Rosc | OSC |  | 10 |  | $k \Omega$ |
| Recommended external capacitance | Cosc | OSC |  | 470 |  | pF |
| Guaranteed oscillation range | fosc | OSC | 150 | 300 | 600 | kHz |
| Data setup time | tds | CL, DI (Figure 2) | 160 |  |  | ns |
| Data hold time | tdh | $\mathrm{CL}, \mathrm{DI}$ (Figure 2) | 160 |  |  | ns |
| CE wait time | tcp | CE, CL (Figure 2) | 160 |  |  | ns |
| CE setup time | tcs | CE, CL (Figure 2) | 160 |  |  | ns |
| CE hold time | tch | CE, CL (Figure 2) | 160 |  |  | ns |
| High level clock pulse width | t ¢ H | CL (Figure 2) | 160 |  |  | ns |
| Low level clock pulse width | $t \phi L$ | CL (Figure 2) | 160 |  |  | ns |
| Minimum reset pulse width | tWRES | $\overline{\mathrm{RES}}$ (Figure 3) | 1 |  |  | $\mu \mathrm{S}$ |

[^0]
## LC75810E, LC75810T

Electrical Characteristics for the Allowable Operating Ranges

| Parameter | Symbol | Conditions |  | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min. | typ. | max. |  |
| Hysteresis | $\mathrm{V}_{\mathrm{H}}$ | CE, | , DI, $\overline{\text { RES }}$ |  | $0.1 \mathrm{~V}_{\mathrm{DD}}$ |  | V |
| Input high level current | $\mathrm{I}_{\mathrm{H}}$ | CE, | , DI, $\overline{\text { RES }}$ : $\mathrm{V}_{1}=6.0 \mathrm{~V}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| Input low level current | $\mathrm{I}_{\text {L }}$ | CE, | , DI, $\overline{\mathrm{RES}}: \mathrm{V}_{1}=0 \mathrm{~V}$ | -5.0 |  |  | $\mu \mathrm{A}$ |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}} 1$ | S1 to | 80: $\mathrm{I}_{0}=-20 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {LCDO }} 0-0.6$ |  |  | V |
|  | $\mathrm{V}_{\mathrm{OH}} 2$ | COM | to COM10: $\mathrm{Io}_{0}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {LCOO }}$ O-0.6 |  |  |  |
| Output low level voltage | VoL1 | S1 to | 80: $\mathrm{I}_{0}=20 \mu \mathrm{~A}$ |  |  | 0.6 | V |
|  | $\mathrm{V}_{\mathrm{OL}}{ }^{2}$ | COM | to COM10: $\mathrm{I}_{\mathrm{o}}=100 \mu \mathrm{~A}$ |  |  | 0.6 |  |
| Output middle level voltage *1 | $\mathrm{V}_{\text {MID }} 1$ | S1 to | 80: $\mathrm{I}_{\mathrm{o}}= \pm 20 \mu \mathrm{~A}$ | $\begin{array}{r} \hline 2 / 4 \mathrm{~V}_{\mathrm{LCO}} 0 \\ -0.6 \end{array}$ |  | $\begin{array}{r} \hline 2 / 4 \mathrm{~V}_{\mathrm{LCD}} 0 \\ +0.6 \end{array}$ | V |
|  | $\mathrm{V}_{\text {MID }} 2$ | COM1 to COM10: $\mathrm{I}_{\mathrm{O}}= \pm 100 \mu \mathrm{~A}$ |  | $\begin{array}{r} \hline 3 / 4 \mathrm{~V}_{\mathrm{LCD}} 0 \\ -0.6 \end{array}$ |  | $\begin{array}{r} 3 / 4 \mathrm{~V}_{\mathrm{LCD}} 0 \\ +0.6 \end{array}$ |  |
|  | $\mathrm{V}_{\text {MID }} 3$ | COM1 to COM10: $\mathrm{I}_{\mathrm{o}}= \pm 100 \mu \mathrm{~A}$ |  | $\begin{array}{r} \hline 1 / 4 \mathrm{~V}_{\mathrm{LCD}} 0 \\ -0.6 \end{array}$ |  | $\begin{array}{r} 1 / 4 \mathrm{~V}_{\mathrm{LCD}} 0 \\ +0.6 \end{array}$ |  |
| Oscillator frequency | fosc | OSC | $\begin{aligned} & \mathrm{R}_{\mathrm{osc}}=10 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{osc}}=470 \mathrm{pF} \\ & \hline \end{aligned}$ | 210 | 300 | 390 | kHz |
| Current drain | IDD 1 | $\mathrm{V}_{\mathrm{DD}}$ : | Power saving mode |  |  | 5 | $\mu \mathrm{A}$ |
|  | lod2 | $V_{D D}$ : | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}}=6.0 \mathrm{~V} \\ & \text { Output open } \\ & \mathrm{f}_{\mathrm{oSc}}=300 \mathrm{kHz} \end{aligned}$ |  | 700 | 1400 |  |
|  | $\mathrm{I}_{\text {LCO1 }}$ | $\mathrm{V}_{\text {LCD }}$ | Power saving mode |  |  | 5 |  |
|  | $\mathrm{I}_{\mathrm{LCD}} 2$ | $\mathrm{V}_{\text {LCD }}$ : | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{LCD}}=10.0 \mathrm{~V} \\ & \text { Output open } \\ & \mathrm{fosc}_{\mathrm{osc}}=300 \mathrm{kHz} \end{aligned}$ <br> When the display contrast adjustment circuit is used |  | 450 | 900 |  |
|  | ILco3 |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{LCD}}=10.0 \mathrm{~V} \\ & \text { Output open } \\ & \mathrm{fosc}^{2}=300 \mathrm{kHz} \end{aligned}$ <br> When the display contrast adjustment circuit is not used |  | 200 | 400 |  |

Note $* 1$ : Excluding the bias voltage generation divider resistors built into the $\mathrm{V}_{\mathrm{LCD}} 0, \mathrm{~V}_{\mathrm{LCD}} 1, \mathrm{~V}_{\mathrm{LCD}} 2, \mathrm{~V}_{\mathrm{LCD}} 3$, and $\mathrm{V}_{S S}$ pins. (See figure 1.)


Figure 1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- When CL is stopped at the low level

- When CL is stopped at the high level

CE

CL

DI


Figure 2

## Block Diagram



## Pin Functions

| Pin | Pin No. |  | Function | Active level | I/O | Handling when unused |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LC75810E | LC75810T |  |  |  |  |
| $\begin{gathered} \text { S1 to S78 } \\ \text { S79/COM10 } \\ \text { S80/COM9 } \end{gathered}$ | $\begin{gathered} 3 \text { to } 80 \\ 81 \\ 82 \end{gathered}$ | $\begin{gathered} \hline 1 \text { to } 78 \\ 79 \\ 80 \end{gathered}$ | Segment driver outputs <br> The S79/COM10 and S80/COM9 pins can be used as common driver outputs under the "set display technique" instruction. | - | O | OPEN |
| COM1 to COM8 | 90 to 83 | 88 to 81 | Common driver outputs | - | 0 | OPEN |
| OSC | 98 | 96 | Oscillator connection. An oscillator circuit is formed by connecting an external resistor and capacitor at this pin. | - | I/O | VDD |
| CE | 100 | 98 | Serial data transfer inputs. These pins are connected to the microcontroller. <br> CE: Chip enable <br> CL: Synchronization clock <br> DI: Transfer data | H | I | GND |
| CL | 1 | 99 |  | $\uparrow$ | 1 |  |
| DI | 2 | 100 |  | - | I |  |
| $\overline{\text { RES }}$ | 99 | 97 | Reset signal input <br> - When $\overline{\text { RES }}$ is low ( $\mathrm{V}_{\mathrm{SS}}$ ) <br> - Display off $\begin{aligned} & \text { S1 to } \mathrm{S} 78=\text { " } \mathrm{L} "\left(\mathrm{~V}_{\mathrm{SS}}\right) \\ & \mathrm{S} 79 / \mathrm{COM} 10 \text { and } \mathrm{S} 80 / \mathrm{COM} 9=\text { " } \mathrm{L} "\left(\mathrm{~V}_{\mathrm{SS}}\right) \\ & \text { COM1 to } \mathrm{COM} 8=\text { " } \mathrm{L} \text { " }\left(\mathrm{V}_{\mathrm{SS}}\right) \end{aligned}$ <br> - Serial data transfer is disabled. <br> - The OSC pin oscillator is stopped. <br> - When $\overline{R E S}$ is high ( $V_{D D}$ ) <br> - Display on after a "display on/off control" (display on state setting) instruction is executed. <br> - Serial data transfers are enabled. <br> - The OSC pin oscillator operates. | L | 1 | GND |
| $\mathrm{V}_{\text {LCD }} 0$ | 93 | 91 | LCD drive 4/4 bias voltage (high level) supply pin. The level on this pin can be changed by the display contrast adjustment circuit. However, $\mathrm{V}_{\mathrm{LCD}} 0$ must be greater than or equal to 4.5 V . Also, external power must not be applied to this pin since the pin circuit includes the display contrast adjustment circuit. | - | O | OPEN |
| $V_{\text {LCD }} 1$ | 94 | 92 | LCD drive $3 / 4$ bias voltage (middle level) supply pin. This pin can be used to supply the $3 / 4 \mathrm{~V}_{\text {LCD }} 0$ voltage level externally. | - | 1 | OPEN |
| $\mathrm{V}_{\text {LCD }}$ 2 | 95 | 93 | LCD drive $2 / 4$ bias voltage (middle level) supply pin. This pin can be used to supply the $2 / 4 \mathrm{~V}_{\text {LCD }} 0$ voltage level externally. | - | I | OPEN |
| V LCD3 | 96 | 94 | LCD drive $1 / 4$ bias voltage (middle level) supply pin. This pin can be used to supply the $1 / 4 \mathrm{~V}_{\text {LCDD }} 0$ voltage level externally. | - | I | OPEN |
| $V_{\text {DD }}$ | 91 | 89 | Logic block power supply connection. Provide a voltage of between 2.7 and 6.0 V . | - | - | - |
| $\mathrm{V}_{\text {LCD }}$ | 92 | 90 | LCD driver block power supply connection. Provide a voltage of between 7.0 and 10.0 V when the display contrast adjustment circuit is used and provide a voltage of between 4.5 and 10.0 V when the circuit is not used. | - | - | - |
| $\mathrm{V}_{\text {SS }}$ | 97 | 95 | Power supply connection. Connect to ground. | - | - | - |

## Block Functions

- AC (Address counter)

AC is a counter that provides the DCRAM address.
The address is automatically modified internally, and the LCD display state is retained.

- DCRAM (Data control RAM)

DCRAM is the RAM that is used to store display data expressed as 8-bit character codes. (These character codes are converted to $5 \times 7,5 \times 8$, or $5 \times 9$ dot matrix character patterns using CGROM or CGRAM.)
DCRAM has a capacity of $64 \times 8$ bits, and can hold 64 characters. The table below lists the correspondence between the 6-bit DCRAM address loaded into AC and the display position on the LCD panel.

- For a 64 digits $\times 1$ line display structure (For a "set display technique" instruction with $0 \mathrm{Z} 1=0$ and $0 \mathrm{Z} 2=0$ ) When the DCRAM address loaded into AC is 00 H

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | - | 61 | 62 | 63 | 64 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address <br> (hexadecimal) | First line | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0 A | 0 B | 0 C | 0 D | 0 E | 0 F | 10 | 11 |  | 3 C | 3 D | 3 E |

However, when the display smooth scrolling is performed, the DCRAM address shifts as follows.

| Display digit |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 61 | 62 | 63 | 64 | Shift to the left by 1 character digit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address (hexadecimal) | First line | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | 0B | OC | OD | OE | OF | 10 | 11 | 12 | 3D | 3E | 3F | 00 |  |


| Display digit |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 |  | 61 | 62 | 63 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 64 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DCRAM address <br> (hexadecimal) | First line to the right |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Note that the display area on the LCD is display digits 1 to 16 on the first line when a display technique is $5 \times 7,5 \times 8$, or $5 \times 9$ dots, and it is display digits 1 to 13 on the first line when a display technique is $6 \times 7,6 \times 8$, or $6 \times 9$ dots.

- For a 32 digits $\times 2$ lines display structure (For a "set display technique" instruction with $0 \mathrm{Z} 1=1$ and $0 \mathrm{Z2}=0$ ) When the DCRAM address loaded into AC is 00 H

| Display digit |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 29 | 30 | 31 | 32 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address (hexadecimal) | First line | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | OB | OC | OD | OE | OF | 10 | 11 | 1 C | 1D | 1E | 1F |
|  | Second lin | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2 B | 2 C | 2 D | 2E | 2 F | 30 | 31 | 3 C | 3D | 3E | 3F |

However, when the display smooth scrolling is performed, the DCRAM address shifts as follows.

| Display digit |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 29 | 30 | 31 | 32 | hift to the left |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address (hexadecimal) | First line | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | 0B | OC | OD | OE | OF | 10 | 11 | 12 | 1D | 1E | 1F | 00 | by 1 character digit |
|  | Second line | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2 A | 2 B | 2 C | 2D | 2E | 2 F | 30 | 31 | 32 | 3D | 3E | 3 F | 20 |  |


| Display digit |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 29 | 30 | 31 | 32 | Shift to the right by 1 character digit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address (hexadecimal) | First line | 1F | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | OB | OC | OD | 0E | OF | 10 | 1B | 1 C | 1D | 1E |  |
|  | Second line | 3 F | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2 A | 2 B | 2 C | 2D | 2 E | 2 F | 30 | 3B | 3 C | 3D | 3E |  |


| Display digit |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 29 | 30 | 31 | 32 | Shift to the up or down by 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address (hexadecimal) | First line | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2 B | 2 C | 2D | 2 E | 2 F | 30 | 31 | 3 C | 3D | 3E | 3 F |  |
|  | Second line | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | OB | OC | OD | 0E | OF | 10 | 11 | 1C | 1D | 1E | 1 F |  |

Note that the display area on the LCD is display digits 1 to 16 on the first line when a display technique is $5 \times 7,5 \times 8$, or $5 \times 9$ dots, and it is display digits 1 to 13 on the first line when a display technique is $6 \times 7,6 \times 8$, or $6 \times 9$ dots.

## LC75810E/T

- For a 16 digits $\times 4$ lines display structure (For a "set display technique" instruction with $0 \mathrm{ZZ}=0$ and $0 \mathrm{ZZ}=1$ ) When the DCRAM address loaded into AC is 00 H

| Display digit |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address (hexadecimal) | First line | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | OB | OC | OD | OE | OF |
|  | Second line | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1 B | 1 C | 1D | 1E | 1F |
|  | Third line | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2 C | 2D | 2 E | 2 F |
|  | Fourth line | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 3A | 3B | 3 C | 3D | 3E | 3 F |

However, when the display smooth scrolling is performed, the DCRAM address shifts as follows.

| Display digit |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | Shift to the left by 1 character digit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address (hexadecimal) | First line | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | OB | 0 C | OD | OE | OF | 00 |  |
|  | Second line | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1 B | 1 C | 1D | 1E | 1F | 10 |  |
|  | Third line | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2 B | 2 C | 2D | 2E | 2 F | 20 |  |
|  | Fourth line | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 3A | 3B | 3 C | 3D | 3E | 3F | 30 |  |


| Display digit |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | Shift to the right by 1 character digit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address (hexadecimal) | First line | 0F | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | OB | OC | 0D | 0E |  |
|  | Second line | 1 F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B | 1 C | 1D | 1E |  |
|  | Third line | 2 F | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2 A | 2B | 2 C | 2D | 2 E |  |
|  | Fourth line | 3 F | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 3A | 3B | 3 C | 3D | 3 E |  |


| Display digit |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address (hexadecimal) | First line | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1 A | 1 B | 1 C | 1 D | 1 E | 1 F |
|  | Second line | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2 A | 2 BB | 2 C | 2 D | 2 E | 2 F |
|  | Shift to the up by 1 character digit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Third line | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 3 A | 3 BB | 3 C | 3 D | 3 E | 3 F |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Display digit |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | Shift to the down by 1 character digit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address (hexadecimal) | First line | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 3A | 3B | 3 C | 3D | 3 E | 3 F |  |
|  | Second line | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | OB | OC | OD | OE | OF |  |
|  | Third line | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B | 1 C | 1D | 1E | 1 F |  |
|  | Fourth line | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2 C | 2D | 2E | 2 F |  |

Note that the display area on the LCD is display digits 1 to 16 on the first line when a display technique is $5 \times 7,5 \times 8$, or $5 \times 9$ dots, and it is display digits 1 to 13 on the first line when a display technique is $6 \times 7,6 \times 8$, or $6 \times 9$ dots.

Note $* 2$ : The DCRAM address is expressed in hexadecimal.


Example: When the DCRAM address is 2 EH

| DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 0 | 1 |


| Note $* 3:$ | $5 \times 7$ dots | $\cdots$ | 16-digit display | $5 \times 7$ dots. |
| :--- | :--- | :--- | :--- | :--- |
|  | $5 \times 8$ dots | $\cdots$ | 16-digit display | $4 \times 8$ dots. |
|  | $5 \times 9$ dots | $\cdots$ | 16-digit display | $3 \times 9$ dots. |
|  | $6 \times 7$ dots | $\cdots$ | 13-digit display | $6 \times 7$ dots. |
|  | $6 \times 8$ dots | $\cdots$ | 13-digit display | $6 \times 8$ dots. |
|  | $6 \times 9$ dots | $\cdots$ | 13-digit display | $6 \times 9$ dots. |

## - CGROM (Character generator ROM)

CGROM is the ROM that is used to generate the 240 kinds of $5 \times 7,5 \times 8$, or $5 \times 9$ dot matrix character patterns from the 8 -bit character codes. CGROM has a capacity of $240 \times 45$ bits. When a character code is written to DCRAM, the character pattern stored in the CGROM corresponding to the character code is displayed at the position on the LCD corresponding to the DCRAM address loaded into AC.

- CGRAM (Character generator RAM)

CGRAM is the RAM to which user programs can freely write arbitrary character patterns. Up to 16 kinds of $5 \times 7,5 \times$ 8 , or $5 \times 9$ dot matrix character patterns can be stored. CGRAM has a capacity of $16 \times 45$ bits.

- ALATCH (Additional data latch)

ALATCH is the latch that is used to store the ADATA display data for the accessory display. ALATCH has a capacity of 80 bits, and the stored display data is displayed directly without the use of CGROM or CGRAM.

- SC (Scroll counter)

SC is the counter that is used to scroll the display in the left, right, up, or down directions in dot units. Since this function scrolls in dot units, it implements smooth scrolling.

## Reset Function

The LC75810E and LC75810T are reset when a low level is applied to the $\overline{\operatorname{RES}}$ pin at power on and, in normal mode. On a reset the LC75810E and LC75810T create a display with all LCD panels turned off. However, after a reset applications must set the contents of DCRAM, ALATCH, and CGRAM before turning on display with a "display on/off control" instruction since the contents of these memories are undefined. That is, applications must execute the following instructions.

- Set display technique
- DCRAM data write
- ALATCH data write (If ALATCH is used.)
. CGRAM data write (IF CGRAM is used.)
- Set AC and SC addresses
- Set display contrast (If the display contrast adjustment circuit is used.)

After executing the above instructions, applications must turn on the display with a "display on/off control" instruction. Note that when applications turn off in the normal mode, applications must turn off the display with a "display on/off control" instruction. (See the detailed instruction descriptions.)

## Serial Data Transfer Format

- When CL is stopped at the low level

- When CL is stopped at the high level

- CCB address: 4EH
- D0 to D143: Instruction data

The data is acquired on the rising edge of the CL signal and latched on the falling edge of the CE signal. When transferring instruction data from the microcontroller, applications must assure that the time from the transfer of one set of instruction data until the next instruction data transfer is significantly longer than the instruction execution time.

Instruction Table


Notes *4: The execution times listed here apply when fosc $=300 \mathrm{kHz}$. The execution times differ when the oscillator frequency fosc differs.
Example: When fosc $=210 \mathrm{kHz}$

$$
27 \mu \mathrm{~s} \times \frac{300}{210}=39 \mu \mathrm{~s} \quad 162 \mu \mathrm{~s} \times \frac{300}{210}=232 \mu \mathrm{~s} \quad \text { ti } \mu \mathrm{s} \times \frac{300}{210}=\text { ti } \times 1.43 \mu \mathrm{~s} \quad 40.5 \mu \mathrm{~s} \times \frac{300}{210}=58 \mu \mathrm{~s}
$$

*5: Note that when the power saving mode $(B U=1)$ is set, the execution time is $27 \mu \mathrm{~s}$ (when fosc $=300 \mathrm{kHz}$ ).
*6: The execution time must be seen as being $162 \mu \mathrm{~s}$ (when fosc $=300 \mathrm{kHz}$ ) if another "display scroll" instruction is executed immediately after a preceding "display scroll" instruction.
$* 7, * 8$ : Note that the data format differs when a "DCRAM data write" instruction is executed in normal increment mode (IM1 $=1, I M 2=0$ ) or super-increment mode (IM1 $=0, I M 2=1$ ),
Also note that the execution time is ti $\mu \mathrm{s}$ (when fosc $=300 \mathrm{kHz}$ ) if a "DCRAM data write" instruction is executed in super-increment mode. (See detailed instruction descriptions.)
$* 9, * 10$ : Note that the data format differs when a "CGRAM data write" instruction is executed in double write mode ( $\mathrm{WM}=1$ ). Also note that the execution time is $40.5 \mu \mathrm{~s}(\mathrm{when}$ fosc $=300 \mathrm{kHz}$ ) if a "CGRAM data write" instruction is executed in double write mode. (See detailed instruction descriptions.)

## Detailed Instruction Descriptions

- Set display technique $\cdots$ <Sets the display technique.>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| OZ1 | OZ2 | DW | X | X | X | X | X | DT1 | DT2 | FC | 0 | 0 | 0 | 0 | 1 |

X:don't care
DT1, DT2: Set the display technique

| DT1 | DT2 | Display technique |  | Output pins |  |
| :---: | :---: | :--- | :---: | :---: | :---: |
|  |  |  | S80/COM9 | S79/COM10 |  |
| 0 | 0 | $1 / 8$ duty, $1 / 4$ bias drive | S80 | S79 |  |
| 1 | 0 | $1 / 9$ duty, $1 / 4$ bias drive | COM9 | S79 |  |
| 0 | 1 | $1 / 10$ duty, $1 / 4$ bias drive | COM9 | COM10 |  |

FC: Set the frame frequency of the common and segment output waveforms

| FC | Frame frequency |  |  |
| :---: | :---: | :---: | :---: |
|  | $1 / 8$ duty, $1 / 4$ bias drive $\mathrm{f}[\mathrm{Hz}]$ | $1 / 9$ duty, $1 / 4$ bias drive $f 9[\mathrm{~Hz}]$ | $1 / 10$ duty, $1 / 4$ bias drive $\mathrm{f} 10[\mathrm{~Hz}]$ |
| 0 | $\frac{\text { fosc }}{3072}$ | $\frac{\text { fosc }}{3456}$ | $\frac{\text { fosc }}{3840}$ |
| 1 | $\frac{\text { fosc }}{1536}$ | $\frac{\text { fosc }}{1728}$ | $\frac{\text { fosc }}{1920}$ |

OZ1, OZ2: Set the display structure

| OZ1 | OZ2 | Display structure |
| :---: | :---: | :--- |
| 0 | 0 | 64 digits $\times 1$ line display structure |
| 1 | 0 | 32 digits $\times 2$ lines display structure |
| 0 | 1 | 16 digits $\times 4$ lines display structure | *12: See block functions (DCRAM)

DW: Set the dot font width

| DW | Dot font width | Number of display digits |
| :---: | :---: | :--- |
| 0 | 5 -dot font width | 16 digits $\times 1$ line $(5 \times 7$ dots $), 15$ digits $\times 1$ line $(5 \times 8$ or $5 \times 9$ dots $)$ |
| 1 | 6 -dot font width | 13 digits $\times 1$ line $(6 \times 7,6 \times 8$, or $6 \times 9$ dots $)$ |

*13: $\cdot 5$-dot font width $(5 \times 7,5 \times 8$, or $5 \times 9$ dots $)$


- 6 -dot font width $(6 \times 7,6 \times 8$, or $6 \times 9$ dots)



## LC75810E/T

- Display on/off control $\cdots$ <Turns the display on or off.>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 | D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| DG1 | DG2 | DG3 | DG4 | DG5 | DG6 | DG7 | DG8 | DG9 | DG1 0 | DG1 1 | DG1 2 | DG1 3 | DG1 4 | DG1 5 | DG1 6 | M | A | SC | BU | 0 | 0 | 1 | 0 |

M, A: Specifies the data to be turned on or off.

| M | A | Display operating state |
| :---: | :---: | :--- |
| 0 | 0 | Both MDATA and ADATA are turned off. (The display is forcibly turned off, regardless of the DG1 to DG16 data.) |
| 0 | 1 | Only ADATA is turned on. (The ADATA of display digits specified by the DG1 to DG16 data are turned on.) |
| 1 | 0 | Only MDATA is turned on. (The MDATA of display digits specified by the DG1 to DG16 data are turned on.) |
| 1 | 1 | Both MDATA and ADATA are turned on. (The MDATA and ADATA of display digits specified by the DG1 to DG16 data are turned on.) |

## *14: MDATA, ADATA



DG1 to DG16: Specifies the display digit.

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Display digit data | DG1 | DG2 | DG3 | DG4 | DG5 | DG6 | DG7 | DG8 | DG9 | DG10 | DG11 | DG12 | DG13 | DG14 | DG15 | DG16 |

For example, if DG1 to DG8 are 1, and DG9 to DG16 are 0, then display digits 1 to 8 will be turned on, and display digits 9 to 16 will be turned off (blanked).

SC: Controls the common and segment output pins.

| SC | Common and segment output pin states |
| :---: | :--- |
| 0 | Output of LCD drive waveforms |
| 1 | Fixed at the $\mathrm{V}_{\text {SS }}$ level (all segments off) |

Note *15: When SC is 1 , the $S 1$ to S80 and COM1 to COM10 output pins are set to the $V_{S S}$ level, regardless of the M, A, and DG1 to DG16 data.

BU: Controls the normal mode and power saving mode.

| BU | Mode |
| :---: | :--- |
| 0 | Normal mode |
| 1 | Power saving mode <br> (In this mode, the OSC pin oscillator is stopped, and the common and segment pins are set to the $V_{s s}$ level. In this mode, instructions other than <br> the "display on/off control" and "set display contrast" instructions cannot be executed. Thus applications must set the IC to normal mode before <br> executing any of the other instructions.) |

- Display scroll $\cdots$ <Scrolls the display smoothly.>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 | D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| HSO | HS1 | HS2 | x | x | X | X | x | VSo | VS1 | VS2 | VS3 | X | x | X | x | R/L | D/U | X | 0 | 0 | 0 | 1 | 1 |

X : don't care
HS0 to HS2: Set the amount of smooth scrolling to be applied to MDATA in the left/right direction.

| HSO | HS1 | HS2 | Amount of smooth scrolling to be applied to MDATA in the left/right direction |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | No shift in either the left or right direction |
| 1 | 0 | 0 | Shift 1 dot to the left or right. (The shift direction (left or right) is specified with the R/L data.) |
| 0 | 1 | 0 | Shift 2 dots to the left or right. (The shift direction (left or right) is specified with the R/L data.) |
| 1 | 1 | 0 | Shift 3 dots to the left or right. (The shift direction (left or right) is specified with the R/L data.) |
| 0 | 0 | 1 | Shift 4 dots to the left or right. (The shift direction (left or right) is specified with the R/L data.) |
| 1 | 0 | 1 | Shift 5 dots to the left or right. (The shift direction (left or right) is specified with the R/L data.) |
| 0 | 1 | 1 | Shift 6 dots to the left or right. (The shift direction (left or right) is specified with the R/L data.) |

VS0 to VS3: Set the amount of smooth scrolling to be applied to MDATA in the up/down direction.

| VS0 | VS1 | VS2 | VS3 | Amount of smooth scrolling to be applied to MDATA in the up/down direction |
| :---: | :---: | :---: | :---: | :--- | :--- |
| 0 | 0 | 0 | 0 | No shift in either the up or down direction |
| 1 | 0 | 0 | 0 | Shift 1 dot to the up or down. (The shift direction (up or down) is specified with the D/U data.) |
| 0 | 1 | 0 | 0 | Shift 2 dots to the up or down. (The shift direction (up or down) is specified with the D/U data.) |
| 1 | 1 | 0 | 0 | Shift 3 dots to the up or down. (The shift direction (up or down) is specified with the D/U data.) |
| 0 | 0 | 1 | 0 | Shift 4 dots to the up or down. (The shift direction (up or down) is specified with the D/U data.) |
| 1 | 0 | 1 | 0 | Shift 5 dots to the up or down. (The shift direction (up or down) is specified with the D/U data.) |
| 0 | 1 | 1 | 0 | Shift 6 dots to the up or down. (The shift direction (up or down) is specified with the D/U data.) |
| 1 | 1 | 1 | 0 | Shift 7 dots to the up or down. (The shift direction (up or down) is specified with the D/U data.) |
| 0 | 0 | 0 | 1 | Shift 8 dots to the up or down. (The shift direction (up or down) is specified with the D/U data.) |
| 1 | 0 | 0 | 1 | Shift 9 dots to the up or down. (The shift direction (up or down) is specified with the D/U data.) (*16) |
| 0 | 1 | 0 | 1 | Shift 10 dots to the up or down. (The shift direction (up or down) is specified with the D/U data.) (*17) |

Notes: *16: This shift cannot be used when MDATA is $5 \times 7$ or $6 \times 7$ dots.
*17: This shift cannot be used when MDATA is $5 \times 7,5 \times 8,6 \times 7$ or $6 \times 8$ dots.

R/L: Specifies the MDATA shift direction (left or right).

| R/L | MDATA shift direction (left or right) |
| :---: | :---: |
| 0 | Shift left |
| 1 | Shift right |

D/U: Specifies the MDATA shift direction (up or down).

| D/U | MDATA shift direction (up or down) |
| :---: | :---: |
| 0 | Shift up |
| 1 | Shift down |

*18 Example of the "display scroll" instruction execution
Assume that a 32 digits $\times 2$ lines display structure $(O Z 1=1, O Z 2=0)$ has been set up with the "set display technique" instruction, and that the following data has been written to DCRAM with the "DCRAM data write" instruction.

| Display digit |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { DCRAM } \\ \text { data } \end{gathered}$ | First line | A | B | C | D | E | F | G | H | 1 | J | K | L | M | N | 0 | P | Q | R | S | T | U | V | W | X | Y | Z | < | $>$ | z | y | x | w |
|  | Second line | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | a | b | c | d | e | f | g | h | i | j | k | 1 | m | n | 0 | P | q | r | s | t | u | v |

- Display state (1)

With no shifting in any direction, left, right, up, or down.

| HS0 | HS1 | HS2 | VS0 | VS1 | VS2 | VS3 | R/L | D/U |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $X$ | $X$ |
| X: don't care |  |  |  |  |  |  |  |  |

## ( $5 \times 7 \operatorname{dot}$ matrix)


( $6 \times 7$ dot matrix)

$\qquad$

- Display state (2)

Shifted 3 dots to the left relative to display state (1)

| HS0 | HS1 | HS2 | VS0 | VS1 | VS2 | VS3 | R/L | D/U |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

( $5 \times 7 \operatorname{dot}$ matrix)

( $6 \times 7$ dot matrix)


- Display state (3)

Shifted 6 dots to the left relative to display state (1)

| HS0 | HS1 | HS2 | VS0 | VS1 | VS2 | VS3 | R/L | D/U |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

Shifted 3 dots to the left relative to display state (2)

| HS0 | HS1 | HS2 | VS0 | VS1 | VS2 | VS3 | R/L | D/U |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

( $5 \times 7 \operatorname{dot}$ matrix)

( $6 \times 7$ dot matrix)

$\qquad$

- Display state (4)

Shifted 4 dots to the up relative to display state (1)

| HS0 | HS1 | HS2 | VS0 | VS1 | VS2 | VS3 | R/L | D/U |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

## ( $5 \times 7$ dot matrix)


( $6 \times 7$ dot matrix)

$\qquad$

- Display state (5)

Shifted 8 dots to the up relative to display state (1)
Shifted 4 dots to the up relative to display state (4)

| HSO | HS1 | HS2 | VS0 | VS1 | VS2 | VS3 | R/L | D/U |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

## ( $5 \times 7$ dot matrix)


$\qquad$
( $6 \times 7$ dot matrix)

$\qquad$

- Display state (6)

Shifted 3 dots to the left and 4 dots to the up relative to display state (1)

| HS0 | HS1 | HS2 | VS0 | VS1 | VS2 | VS3 | R/L | D/U |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

## ( $5 \times 7$ dot matrix)


( $6 \times 7 \operatorname{dot}$ matrix)


- Display state (7)

Shifted 6 dots to the left and 8 dots to the up relative to display state (1)

| HS0 | HS1 | HS2 | VS0 | VS1 | VS2 | VS3 | R/L | D/U |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |

Shifted 6 dots to the left relative to display state (5)

| HS0 | HS1 | HS2 | VS0 | VS1 | VS2 | VS3 | R/L | D/U |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

( $5 \times 7$ dot matrix)
( $6 \times 7$ dot matrix)


Shifted 8 dots to the up relative to display state (3)

| HSO | HS1 | HS2 | VS0 | VS1 | VS2 | VS3 | R/L | D/U |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |

Shifted 3 dots to the left and 4 dots to the up relative to display state (6)

| HS0 | HS1 | HS2 | VS0 | VS1 | VS2 | VS3 | R/L | D/U |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

- Set AC and SC addresses $\cdots$ <Specifies the DCRAM address for AC and the dot address of the dot matrix character pattern for SC.>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 | D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 |
| HA0 | HA1 | HA2 | X | X | X | X | X | VA0 | VA1 | VA2 | VA3 | X | X | X | X |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| DA0 | DA1 | DA2 | DA3 | DA4 | DA5 | X | X | X | X | X | 0 | 0 | 1 | 0 | 0 |

DA0 to DA5: DCRAM address

| DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LSB | MSB <br> $\uparrow$ |  |  |  |  |
| Least |  | $\uparrow$ |  |  |  |
| significant bit |  |  | Most |  |  |
| significant bit |  |  |  |  |  |

HA0 to HA2: Dot address in the horizontal direction for the dot matrix character pattern

| HA0 | HA1 | HA2 |
| :---: | :---: | :---: |
| LSB |  | MSB |
| $\uparrow$ |  | Most |
| Least <br> significant bit | significant bit |  |

VA0 to VA3: Dot address in the vertical direction for the dot matrix character pattern

| VA0 | VA1 | VA2 | VA3 |
| :---: | :---: | :---: | :---: |
| LSB |  | MSB |  |
| $\uparrow$ |  | $\uparrow$ |  |
| Least |  | Most |  |
| significant bit |  | significant bit |  |

## LC75810E/T

*19 The figure below lists the correspondence between the data HA0 to HA2 which is dot address in the horizontal direction and the dot matrix character pattern, and the correspondence between the data VA0 to VA3 which is dot address in the vertical direction and the dot matrix character pattern.

- 5 -dot font width: $5 \times 7,5 \times 8$, or $5 \times 9$ dots

| Dot address in the <br> horizontal direction |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| HA0 to HA2 (HEX) |  |  |  |  |  |
| 0 | 1 | 2 | 3 | 4 | 5 |
|  |  |  |  |  |  |



- 6 -dot font width: $6 \times 7,6 \times 8$, or $6 \times 9$ dots


\[

\]

(- The area at HA0 to $2=5 \mathrm{H}$ is allocated to the space at the right of the dot matrix character pattern.

- The area at VA0 to $3=7 \mathrm{H}$, for $5 \times 7$ dot characters, is allocated to the space at the bottom of the dot matrix character pattern.
- The area at VA0 to $3=8 \mathrm{H}$ is illegal for $5 \times 7$ dot characters. For 5 $\times 8$ dot characters, it is allocated to the space at the bottom of the dot matrix character pattern.
- The area at VA0 to $3=9 \mathrm{H}$ is illegal for $5 \times 7$ or $5 \times 8$ dot characters. For $5 \times 9$ dot characters, it is allocated to the space at the bottom of the dot matrix character pattern.
(- The area at HA0 to $2=5 \mathrm{H}$ is allocated to the space at the right of $)$ the dot matrix character pattern.
- The area at VA0 to $3=7 \mathrm{H}$, for $6 \times 7$ dot characters, is allocated to the space at the bottom of the dot matrix character pattern.
- The area at VA0 to $3=8 \mathrm{H}$ is illegal for $6 \times 7$ dot characters. For 6 $\times 8$ dot characters, it is allocated to the space at the bottom of the dot matrix character pattern.
- The area at VA0 to $3=9 \mathrm{H}$ is illegal for $6 \times 7$ or $6 \times 8$ dot characters. For $6 \times 9$ dot characters, it is allocated to the space at the bottom of the dot matrix character pattern.
*20: Example of the "set AC and SC addresses" instruction execution
Assume that a 32 digits $\times 2$ lines display structure $(\mathrm{OZ1}=1, \mathrm{OZ2}=0)$ has been set up with the "set display technique" instruction, and that the following data has been written to DCRAM with the "DCRAM data write" instruction.

| Display digit |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { DCRAM } \\ & \text { data } \end{aligned}$ | First line (DCRAM address (hexadecimal)) | $\begin{gathered} \hline \text { A } \\ (00) \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { B } \\ (01) \end{gathered}$ | $\begin{gathered} \text { C } \\ (02) \end{gathered}$ | $\begin{gathered} \hline \mathrm{D} \\ (03) \end{gathered}$ | $\begin{gathered} \mathrm{E} \\ (04) \end{gathered}$ | $\begin{gathered} \hline \mathrm{F} \\ (05) \\ \hline \end{gathered}$ | $\begin{gathered} G \\ (06) \end{gathered}$ | $\begin{gathered} \mathrm{H} \\ (07) \\ \hline \end{gathered}$ | $\begin{gathered} \text { l } \\ (08) \end{gathered}$ | $\begin{gathered} \mathrm{J} \\ (09) \end{gathered}$ | $\begin{gathered} \hline \mathrm{K} \\ (\mathrm{OA}) \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{L} \\ (0 \mathrm{~B}) \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{M} \\ (0 \mathrm{C}) \end{gathered}$ | $\begin{gathered} \hline N \\ (O D) \end{gathered}$ | $\begin{gathered} \mathrm{O} \\ (0 \mathrm{E}) \end{gathered}$ | $\begin{gathered} \hline P \\ (0 F) \end{gathered}$ |
|  | Second line (DCRAM address (hexadecimal)) | $\begin{gathered} 0 \\ (20) \\ \hline \end{gathered}$ | $\begin{gathered} \hline 1 \\ (21) \end{gathered}$ | $\begin{gathered} 2 \\ (22) \\ \hline \end{gathered}$ | $\begin{gathered} 3 \\ (23) \\ \hline \end{gathered}$ | $\begin{gathered} \hline 4 \\ (24) \end{gathered}$ | $\begin{gathered} \hline 5 \\ (25) \end{gathered}$ | $\begin{gathered} 6 \\ (26) \\ \hline \end{gathered}$ | $\begin{gathered} \hline 7 \\ (27) \end{gathered}$ | $\begin{gathered} \hline 8 \\ (28) \\ \hline \end{gathered}$ | $\begin{gathered} 9 \\ (29) \\ \hline \end{gathered}$ | $\begin{gathered} a \\ (2 \mathrm{~A}) \end{gathered}$ | $\begin{gathered} \hline b \\ (2 \mathrm{~B}) \end{gathered}$ | $\begin{gathered} c \\ (2 \mathrm{C}) \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{d} \\ (2 \mathrm{D}) \end{gathered}$ | $\begin{gathered} \mathrm{e} \\ (2 \mathrm{E}) \end{gathered}$ | $\begin{gathered} \mathrm{f} \\ (2 \mathrm{~F}) \end{gathered}$ |


| Display digit |  | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { DCRAM } \\ & \text { data } \end{aligned}$ | First line (DCRAM address (hexadecimal)) | $\begin{gathered} \mathrm{Q} \\ (10) \end{gathered}$ | $\begin{gathered} \mathrm{R} \\ (11) \end{gathered}$ | $\begin{gathered} \mathrm{S} \\ (12) \end{gathered}$ | $\begin{gathered} \mathrm{T} \\ (13) \end{gathered}$ | $\begin{gathered} \mathrm{U} \\ (14) \end{gathered}$ | $\begin{gathered} \hline \mathrm{V} \\ (15) \end{gathered}$ | $\begin{gathered} \mathrm{W} \\ (16) \end{gathered}$ | $\begin{gathered} \mathrm{X} \\ (17) \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{Y} \\ (18) \end{gathered}$ | $\begin{gathered} \mathrm{Z} \\ (19) \end{gathered}$ | $\begin{gathered} < \\ (1 \mathrm{~A}) \end{gathered}$ | (1B) | $\begin{gathered} z \\ (1 \mathrm{C}) \\ \hline \end{gathered}$ | $\begin{gathered} y \\ (1 \mathrm{D}) \\ \hline \end{gathered}$ | $\begin{gathered} x \\ (1 \mathrm{E}) \end{gathered}$ | $\begin{gathered} \text { w } \\ (1 \mathrm{~F}) \end{gathered}$ |
|  | Second line (DCRAM address (hexadecimal)) | $\begin{gathered} \mathrm{g} \\ (30) \end{gathered}$ | $\begin{gathered} \mathrm{h} \\ (31) \end{gathered}$ | $\begin{gathered} \text { i } \\ (32) \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{j} \\ (33) \end{gathered}$ | $\begin{gathered} k \\ (34) \end{gathered}$ | $\begin{gathered} 1 \\ (35) \end{gathered}$ | $\begin{gathered} \mathrm{m} \\ (36) \end{gathered}$ | $\begin{gathered} \mathrm{n} \\ (37) \\ \hline \end{gathered}$ | $\begin{gathered} \circ \\ (38) \end{gathered}$ | $\begin{gathered} \mathrm{p} \\ (39) \end{gathered}$ | $\begin{gathered} q \\ (3 A) \\ \hline \end{gathered}$ | $\begin{gathered} r \\ (3 \mathrm{~B}) \end{gathered}$ | $\begin{gathered} \mathrm{s} \\ (3 \mathrm{C}) \end{gathered}$ | $\begin{gathered} t \\ \text { (3D) } \end{gathered}$ | $\begin{gathered} u \\ (3 \mathrm{E}) \\ \hline \end{gathered}$ | $\begin{gathered} v \\ (3 F) \end{gathered}$ |

- When DA0 to 5 is set to $07 \mathrm{H}, \mathrm{HA} 0$ to 2 is set to 0 H , and VA0 to 3 is set to 0 H .

| HA0 | HA1 | HA2 | VA0 | VA1 | VA2 | VA3 | DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |

( $5 \times 7$ dot matrix)

( $6 \times 7 \operatorname{dot}$ matrix)

$\qquad$

- When DA0 to 5 is set to 09 H, HA0 to 2 is set to 4 H , and VA0 to 3 is set to 0 H .

| HA0 | HA1 | HA2 | VA0 | VA1 | VA2 | VA3 | DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |

( $5 \times 7$ dot matrix)

( $6 \times 7$ dot matrix )

$\qquad$

- When DA0 to 5 is set to $0 \mathrm{FH}, \mathrm{HA} 0$ to 2 is set to 0 H , and VA0 to 3 is set to 3 H .

| HA0 | HA1 | HA2 | VA0 | VA1 | VA2 | VA3 | DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |

( $5 \times 7$ dot matrix )

( $6 \times 7$ dot matrix)


## LC75810E/T

- When DA0 to 5 is set to $14 \mathrm{H}, \mathrm{HA} 0$ to 2 is set to 1 H , and VA0 to 3 is set to 2 H .

| HA0 | HA1 | HA2 | VA0 | VA1 | VA2 | VA3 | DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |

( $5 \times 7$ dot matrix)

( $6 \times 7$ dot matrix)


- When DA0 to 5 is set to 34 H , HA0 to 2 is set to 3 H , and VA0 to 3 is set to 6 H .

| HA0 | HA1 | HA2 | VA0 | VA1 | VA2 | VA3 | DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |

( $5 \times 7 \operatorname{dot}$ matrix)

( $6 \times 7$ dot matrix)


- DCRAM data write $\cdots$ <Specifies the DCRAM address and stores data at that address.>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 | D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 | DA0 | DA1 | DA2 | DA3 | DA4 | DA5 | X | X | IM1 | IM2 | X | 0 | 0 | 1 | 0 | 1 |

X: don't care
DA0 to DA5: DCRAM address

| DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LSB | MSB |  |  |  |  |
| $\uparrow$ |  | $\uparrow$ |  |  |  |
| Least significant bit |  |  | Most significant bit |  |  |

AC0 to AC7: DCRAM data (character code)

| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LSB |  |  |  |  |  |  | MSB |
| $\uparrow$ |  |  |  |  |  |  | $\uparrow$ |
| Least sig | ant bit |  |  |  |  |  | Most si |

This instruction writes the 8 bits of data AC0 to AC7 to DCRAM. This data is a character code, and is converted to a $5 \times 7$, $5 \times 8$, or $5 \times 9$ dot matrix display data using CGROM or CGRAM.

IM1 and IM2: Sets the method of writing data to DCRAM

| IM1 | IM2 | DCRAM data write method |
| :---: | :---: | :--- |
| 0 | 0 | Normal DCRAM data write (Specifies the DCRAM address and writes the DCRAM data.) |
| 1 | 0 | Normal increment mode DCRAM data write (Increments the DCRAM address by +1 each time data is written to DCRAM.) |
| 0 | 1 | Super-increment mode DCRAM data write (Writes 2 to 16 characters of DCRAM data in a single operation.) |

*21 - DCRAM data write method when IM1 is 0 and IM2 is 0 .


- DCRAM data write method when IM1 is 1 and IM2 is 0 .
(Instructions other than the "DCRAM data write" instruction cannot be executed.)

- DCRAM data write method when IM1 is 0 and IM2 is 1 .

$\mathrm{ti}=13.5 \mu \mathrm{~s} \times\left(\frac{\mathrm{n}}{8}-1\right)(\mathrm{n}=8 \mathrm{~m}+16, \mathrm{~m}$ is an integer between 2 and 16 that is the number of characters written as DCRAM data.)
For example $\quad$ When $\mathrm{n}=32$ bits $(\mathrm{m}=2): \mathrm{ti}=40.5 \mu \mathrm{~s}($ when fosc $=300 \mathrm{kHz})$
When $\mathrm{n}=80$ bits $(\mathrm{m}=8): \mathrm{ti}=121.5 \mu \mathrm{~s}($ when fosc $=300 \mathrm{kHz})$
When $\mathrm{n}=144$ bits $(\mathrm{m}=16): \mathrm{ti}=229.5 \mu \mathrm{~s}($ when fosc $=300 \mathrm{kHz})$
Note that the instruction execution time of $27 \mu \mathrm{~s}$ and ti values in $\mu \mathrm{s}$ apply when fosc $=300 \mathrm{kHz}$, and that these times will differ when the oscillator frequency fosc differs.

Data format (1) (24 bits)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 | D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 | DA0 | DA1 | DA2 | DA3 | DA4 | DA5 | X | X | 0 | 0 | X | 0 | 0 | 1 | 0 | 1 |

X: don't care
Data format (2) (24 bits)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 | D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| ACO | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 | DA0 | DA1 | DA2 | DA3 | DA4 | DA5 | X | X | 1 | 0 | X | 0 | 0 | 1 | 0 | 1 |

Data format (3) (8 bits)

| Code |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |  |
| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 |  |

Data format (4) (16 bits)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 | 0 | 0 | X | 0 | 0 | 1 | 0 | 1 |

X:don't care
Data format (5) (n bits)



Here, $n=8 m+16, z=128-8 m(m$ is an integer between 2 and 16 that is the number of characters written as DCRAM data.)

Correspondence between the DCRAM address and the DCRAM data

| DCRAM address | DCRAM data |
| :---: | :---: |
| DA0 ${ }_{1}$ to DA5 ${ }_{1}$ | $\mathrm{ACO}_{1}$ to $\mathrm{AC7}_{1}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+1$ | $\mathrm{ACO}_{2}$ to $\mathrm{AC7}_{2}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+2$ | $\mathrm{ACO}_{3}$ to $\mathrm{AC7}_{3}$ |
|  |  |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+(\mathrm{m}-3)$ | $\mathrm{ACO}_{\mathrm{m}-2}$ to $\mathrm{AC7} 7_{\mathrm{m}-2}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5} 5_{1}\right)+(\mathrm{m}-2)$ | $A C 0_{m-1}$ to $A C 77_{m-1}$ |
| $\left(\mathrm{DAO} 0_{1}\right.$ to $\left.\mathrm{DA} 5_{1}\right)+(\mathrm{m}-1)$ | $\mathrm{ACO}_{\mathrm{m}}$ to $\mathrm{AC7} 7_{\mathrm{m}}$ |

## LC75810E/T

Example 1: When $\mathrm{n}=32$ bits ( $\mathrm{m}=2: 2$ characters DCRAM data write operation)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 | D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 |
| $\mathrm{ACO}_{1}$ | $\mathrm{AC1}_{1}$ | AC2 ${ }_{1}$ | $\mathrm{AC3}_{1}$ | AC4 ${ }_{1}$ | AC5 ${ }_{1}$ | AC6 ${ }_{1}$ | AC7 ${ }_{1}$ | $\mathrm{ACO}_{2}$ | $\mathrm{AC1}_{2}$ | $\mathrm{AC2}_{2}$ | $\mathrm{AC3}_{2}$ | AC4 ${ }_{2}$ | $\mathrm{AC5}_{2}$ | AC6 ${ }_{2}$ | $\mathrm{AC7}_{2}$ |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| DA0 ${ }_{1}$ | DA1 ${ }_{1}$ | DA2 ${ }_{1}$ | $\mathrm{DA}_{1}$ | DA4 ${ }_{1}$ | DA5 ${ }_{1}$ | X | X | 0 | 1 | X | 0 | 0 | 1 | 0 | 1 |

X : don't care
Correspondence between the DCRAM address and the DCRAM data

| DCRAM address | DCRAM data |
| :---: | :---: |
| $\mathrm{DAO}_{1}$ to $\mathrm{DA} 5_{1}$ | $\mathrm{ACO}_{1}$ to $\mathrm{AC} 7_{1}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+1$ | $\mathrm{ACO}_{2}$ to $\mathrm{AC}_{2}$ |

Example 2: When $\mathrm{n}=80$ bits ( $\mathrm{m}=8: 8$ characters DCRAM data write operation)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D64 | D65 | D66 | D67 | D68 | D69 | D70 | D71 | D72 | D73 | D74 | D75 | D76 | D77 | D78 | D79 |
| $\mathrm{ACO}_{1}$ | $\mathrm{AC1}_{1}$ | AC2 ${ }_{1}$ | AC3 ${ }_{1}$ | AC4 ${ }_{1}$ | AC5 ${ }_{1}$ | AC6 ${ }_{1}$ | $\mathrm{AC7}_{1}$ | $\mathrm{ACO}_{2}$ | $\mathrm{AC1}_{2}$ | $\mathrm{AC2}_{2}$ | $\mathrm{AC3}_{2}$ | AC4 ${ }_{2}$ | $\mathrm{AC5}_{2}$ | AC6 ${ }_{2}$ | $\mathrm{AC7}_{2}$ |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D80 | D81 | D82 | D83 | D84 | D85 | D86 | D87 | D88 | D89 | D90 | D91 | D92 | D93 | D94 | D95 |
| $\mathrm{ACO}_{3}$ | $\mathrm{AC1}_{3}$ | $\mathrm{AC2}_{3}$ | $\mathrm{AC3}_{3}$ | $\mathrm{AC4}_{3}$ | $\mathrm{AC5}_{3}$ | $\mathrm{AC6}_{3}$ | $\mathrm{AC7}_{3}$ | $\mathrm{ACO}_{4}$ | $\mathrm{AC1}_{4}$ | $\mathrm{AC2}_{4}$ | $\mathrm{AC3}_{4}$ | $\mathrm{AC4}_{4}$ | $\mathrm{AC5}_{4}$ | $\mathrm{AC6}_{4}$ | $\mathrm{AC7}_{4}$ |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 | D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 |
| $\mathrm{ACO}_{5}$ | $\mathrm{AC1}_{5}$ | $\mathrm{AC2}_{5}$ | $\mathrm{AC3}_{5}$ | $\mathrm{AC4}_{5}$ | $\mathrm{AC5}_{5}$ | AC65 | $\mathrm{AC7}_{5}$ | $\mathrm{ACO}_{6}$ | $\mathrm{AC1}_{6}$ | $\mathrm{AC2}_{6}$ | $\mathrm{AC3}_{6}$ | AC46 | $\mathrm{AC5}_{6}$ | AC6 6 | $\mathrm{AC7}_{6}$ |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 | D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 |
| $\mathrm{ACO}_{7}$ | $\mathrm{AC1}_{7}$ | $\mathrm{AC2}_{7}$ | $\mathrm{AC3}_{7}$ | $\mathrm{AC4}_{7}$ | $\mathrm{AC5}_{7}$ | $\mathrm{AC6}_{7}$ | $\mathrm{AC7}_{7}$ | $\mathrm{ACO}_{8}$ | $\mathrm{AC1}_{8}$ | $\mathrm{AC2}_{8}$ | $\mathrm{AC3}_{8}$ | AC48 | AC58 | AC68 | $\mathrm{AC7}_{8}$ |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| $\mathrm{DAO}_{1}$ | DA1 ${ }_{1}$ | DA2 ${ }_{1}$ | $\mathrm{DA3}_{1}$ | DA4 ${ }_{1}$ | DA5 ${ }_{1}$ | X | X | 0 | 1 | X | 0 | 0 | 1 | 0 | 1 |

X: don't care
Correspondence between the DCRAM address and the DCRAM data

| DCRAM address | DCRAM data |
| :---: | :---: |
| DA0 ${ }_{1}$ to DA5 ${ }_{1}$ | $\mathrm{ACO}_{1}$ to $\mathrm{AC7}{ }_{1}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+1$ | $\mathrm{ACO}_{2}$ to $\mathrm{AC7}_{2}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+2$ | $\mathrm{ACO}_{3}$ to $\mathrm{AC7}_{3}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+3$ | $\mathrm{ACO}_{4}$ to $\mathrm{AC7}_{4}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+4$ | $\mathrm{ACO}_{5}$ to $\mathrm{AC7}_{5}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+5$ | $\mathrm{ACO}_{6}$ to $\mathrm{AC7}_{6}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+6$ | $\mathrm{ACO}_{7}$ to $\mathrm{AC7}_{7}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+7$ | $\mathrm{ACO}_{8}$ to $\mathrm{AC7}_{8}$ |

## LC75810E/T

Example 3: When $\mathrm{n}=144$ bits ( $\mathrm{m}=16: 16$ characters DCRAM data write operation)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 |
| $\mathrm{ACO}_{0}$ | $\mathrm{AC1}_{0}$ | AC20 | $\mathrm{AC3}_{0}$ | AC40 | AC50 | AC60 | AC70 | $\mathrm{ACO}_{1}$ | $\mathrm{AC1}_{1}$ | AC2 ${ }_{1}$ | $\mathrm{AC3}_{1}$ | AC4 ${ }_{1}$ | AC5 ${ }_{1}$ | AC6 ${ }_{1}$ | $\mathrm{AC7}_{1}$ |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D16 | D17 | D18 | D19 | D20 | D21 | D22 | D23 | D24 | D25 | D26 | D27 | D28 | D29 | D30 | D31 |
| $\mathrm{ACO}_{3}$ | $\mathrm{AC1}_{3}$ | $\mathrm{AC2}_{3}$ | $\mathrm{AC3}_{3}$ | $\mathrm{AC4}_{3}$ | $\mathrm{AC5}_{3}$ | $\mathrm{AC6}_{3}$ | $\mathrm{AC7}_{3}$ | $\mathrm{ACO}_{4}$ | $\mathrm{AC1}_{4}$ | $\mathrm{AC2}_{4}$ | $\mathrm{AC3}_{4}$ | $\mathrm{AC4}_{4}$ | $\mathrm{AC5}_{4}$ | $\mathrm{AC6}_{4}$ | $\mathrm{AC7}_{4}$ |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D32 | D33 | D34 | D35 | D36 | D37 | D38 | D39 | D40 | D41 | D42 | D43 | D44 | D45 | D46 | D47 |
| $\mathrm{ACO}_{5}$ | $\mathrm{AC1}_{5}$ | $\mathrm{AC2}_{5}$ | $\mathrm{AC3}_{5}$ | $\mathrm{AC4}_{5}$ | $\mathrm{AC5}_{5}$ | $\mathrm{AC6}_{5}$ | $\mathrm{AC7}_{5}$ | $\mathrm{ACO}_{6}$ | $\mathrm{AC1}_{6}$ | $\mathrm{AC2}_{6}$ | $\mathrm{AC3}_{6}$ | AC4 ${ }_{6}$ | AC56 | AC6 6 | $\mathrm{AC7}_{6}$ |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| $\mathrm{ACO}_{7}$ | $\mathrm{AC1}_{7}$ | $\mathrm{AC2}_{7}$ | $\mathrm{AC3}_{7}$ | $\mathrm{AC4}_{7}$ | $\mathrm{AC5}_{7}$ | $\mathrm{AC6}_{7}$ | $\mathrm{AC7}_{7}$ | $\mathrm{ACO}_{8}$ | $\mathrm{AC1}_{8}$ | $\mathrm{AC2}_{8}$ | $\mathrm{AC3}_{8}$ | $\mathrm{AC4}_{8}$ | $\mathrm{AC5}_{8}$ | $\mathrm{AC6}_{8}$ | $\mathrm{AC7}_{8}$ |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D64 | D65 | D66 | D67 | D68 | D69 | D70 | D71 | D72 | D73 | D74 | D75 | D76 | D77 | D78 | D79 |
| $\mathrm{ACO}_{9}$ | $\mathrm{AC1}_{9}$ | $\mathrm{AC2}_{9}$ | $\mathrm{AC3}_{9}$ | $\mathrm{AC4}_{9}$ | $\mathrm{AC5}_{9}$ | AC69 | $\mathrm{AC7}_{9}$ | $\mathrm{ACO}_{10}$ | $\mathrm{AC1}_{10}$ | $\mathrm{AC2}_{10}$ | $\mathrm{AC3}_{10}$ | AC4 ${ }_{10}$ | $\mathrm{AC5}_{10}$ | AC6 ${ }_{10}$ | $\mathrm{AC7}_{10}$ |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D80 | D81 | D82 | D83 | D84 | D85 | D86 | D87 | D88 | D89 | D90 | D91 | D92 | D93 | D94 | D95 |
| $\mathrm{ACO}_{11}$ | $\mathrm{AC1}_{11}$ | AC2 ${ }_{11}$ | $\mathrm{AC3}_{11}$ | AC4 ${ }_{11}$ | AC5 ${ }_{11}$ | AC6 $1_{11}$ | $\mathrm{AC7}_{11}$ | $\mathrm{ACO}_{12}$ | $\mathrm{AC1}_{12}$ | $\mathrm{AC2}_{12}$ | $\mathrm{AC3}_{12}$ | AC4 ${ }_{12}$ | $\mathrm{AC5}_{12}$ | AC6 ${ }_{12}$ | $\mathrm{AC7}_{12}$ |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 | D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 |
| $\mathrm{ACO}_{13}$ | $\mathrm{AC1}_{13}$ | $\mathrm{AC2}_{13}$ | $\mathrm{AC3}_{13}$ | $\mathrm{AC4}_{13}$ | $\mathrm{AC5}_{13}$ | $\mathrm{AC6}_{13}$ | $\mathrm{AC7}_{13}$ | $\mathrm{ACO}_{14}$ | $\mathrm{AC1}_{14}$ | $\mathrm{AC2}_{14}$ | $\mathrm{AC3}_{14}$ | AC4 ${ }_{14}$ | $\mathrm{AC5}_{14}$ | $\mathrm{AC6}_{14}$ | AC7 ${ }_{14}$ |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 | D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 |
| $\mathrm{ACO}_{15}$ | $\mathrm{AC1}_{15}$ | $\mathrm{AC2}_{15}$ | $\mathrm{AC3}_{15}$ | $\mathrm{AC4}_{15}$ | $\mathrm{AC5}_{15}$ | $\mathrm{AC6}_{15}$ | $\mathrm{AC7}_{15}$ | $\mathrm{ACO}_{16}$ | $\mathrm{AC1}_{16}$ | $\mathrm{AC2}_{16}$ | $\mathrm{AC3}_{16}$ | AC4 ${ }_{16}$ | $\mathrm{AC5}_{16}$ | $\mathrm{AC6}_{16}$ | $\mathrm{AC7}_{16}$ |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| DA0 ${ }_{1}$ | DA1 ${ }_{1}$ | DA2 ${ }_{1}$ | DA3 ${ }_{1}$ | DA4 ${ }_{1}$ | DA5 ${ }_{1}$ | X | X | 0 | 1 | X | 0 | 0 | 1 | 0 | 1 |

Correspondence between the DCRAM address and the DCRAM data

| DCRAM address | DCRAM data |
| :---: | :---: |
| DA0 ${ }_{1}$ to DA5 ${ }_{1}$ | $\mathrm{ACO}_{1}$ to $\mathrm{AC7}{ }_{1}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+1$ | $\mathrm{ACO}_{2}$ to $\mathrm{AC7}_{2}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DAF}_{1}\right)+2$ | $\mathrm{ACO}_{3}$ to $\mathrm{AC7}_{3}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DAF}_{1}\right)+3$ | $\mathrm{ACO}_{4}$ to $\mathrm{AC7}_{4}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+4$ | $\mathrm{ACO}_{5}$ to $\mathrm{AC7}_{5}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+5$ | $\mathrm{ACO}_{6}$ to $\mathrm{AC7}_{6}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+6$ | $\mathrm{ACO}_{7}$ to $\mathrm{AC7}_{7}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+7$ | $\mathrm{ACO}_{8}$ to $\mathrm{AC7}_{8}$ |


| DCRAM address | DCRAM data |
| :---: | :---: |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+8$ | $\mathrm{ACO}_{9}$ to $\mathrm{AC7}_{9}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA} 5_{1}\right)+9$ | $\mathrm{ACO}_{10}$ to $\mathrm{AC7} 7_{10}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+10$ | $\mathrm{ACO}_{11}$ to $\mathrm{AC7}{ }_{11}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+11$ | $\mathrm{ACO}_{12}$ to $\mathrm{AC7} 7_{12}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+12$ | $\mathrm{ACO}_{13}$ to $\mathrm{AC7}_{13}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+13$ | $\mathrm{ACO}_{14}$ to $\mathrm{AC7}_{14}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+14$ | $\mathrm{ACO}_{15}$ to $\mathrm{AC7}_{15}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+15$ | $\mathrm{ACO}_{16}$ to $\mathrm{AC7}{ }_{16}$ |

## LC75810E/T

- ALATCH data write $\cdots \cdots$. $<$ Write data to the ALATCH $>$

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 | D64 | D65 | D66 | D67 | D68 | D69 | D70 | D71 |
| AD1 | AD2 | AD3 | AD4 | AD5 | AD6 | AD7 | AD8 | AD9 | AD10 | AD11 | AD12 | AD13 | AD14 | AD15 | AD16 |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D72 | D73 | D74 | D75 | D76 | D77 | D78 | D79 | D80 | D81 | D82 | D83 | D84 | D85 | D86 | D87 |
| AD17 | AD18 | AD19 | AD20 | AD21 | AD22 | AD23 | AD24 | AD25 | AD26 | AD27 | AD28 | AD29 | AD30 | AD31 | AD32 |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D88 | D89 | D90 | D91 | D92 | D93 | D94 | D95 | D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 |
| AD33 | AD34 | AD35 | AD36 | AD37 | AD38 | AD39 | AD40 | AD41 | AD42 | AD43 | AD44 | AD45 | AD46 | AD47 | AD48 |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 | D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |
| AD49 | AD50 | AD51 | AD52 | AD53 | AD54 | AD55 | AD56 | AD57 | AD58 | AD59 | AD60 | AD61 | AD62 | AD63 | AD64 |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 | D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 |
| AD65 | AD66 | AD67 | AD68 | AD69 | AD70 | AD71 | AD72 | AD73 | AD74 | AD75 | AD76 | AD77 | AD78 | AD79 | AD80 |


| Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| X | X | X | 0 | 0 | 1 | 1 | 0 |

X: don't care

## AD1 to AD80: ADATA display data

In addition to the $5 \times 7,5 \times 8,5 \times 9,6 \times 7,6 \times 8$, or $6 \times 9$ dot matrix display data (MDATA), the LC75810E/T also supports an accessory display of 5 or 6 segments (ADATA) at each display digit, and allows arbitrary data to be displayed directly without going through CGROM or CGRAM. The figure below shows the correspondence between that data and the display. When $\mathrm{ADn}=1$ (where n is an integer between 1 and 80 ), the segment corresponding to that data will be turned on.

5-dot font width ( $5 \times 7,5 \times 8$, or $5 \times 9$ dots)


6 -dot font width $(6 \times 7,6 \times 8$, or $6 \times 9$ dots)


Correspondence between ADATA and the output pins

| ADATA | Corresponding output pin |
| :---: | :---: |
| AD1 | S1 |
| AD2 | S2 |
| AD3 | S3 |
| AD4 | S4 |
| AD5 | S5 |
| AD6 | S6 |
| AD7 | S7 |
| AD8 | S8 |
| AD9 | S9 |
| AD10 | S10 |
| AD11 | S11 |
| AD12 | S12 |
| AD13 | S13 |
| AD14 | S14 |
| AD15 | S15 |
| AD16 | S16 |
| AD17 | S17 |
| AD18 | S18 |
| AD19 | S19 |
| AD20 | S20 |
| AD21 | S21 |
| AD22 | S22 |
| AD23 | S23 |
| AD24 | S24 |
| AD25 | S25 |
| AD26 | S26 |
| AD27 | S27 |
| AD28 | S28 |
| AD29 | S29 |
| AD30 | S30 |


| ADATA | Corresponding output pin |
| :---: | :---: |
| AD31 | S31 |
| AD32 | S32 |
| AD33 | S33 |
| AD34 | S34 |
| AD35 | S35 |
| AD36 | S36 |
| AD37 | S37 |
| AD38 | S38 |
| AD39 | S39 |
| AD40 | S40 |
| AD41 | S41 |
| AD42 | S42 |
| AD43 | S43 |
| AD44 | S44 |
| AD45 | S45 |
| AD46 | S46 |
| AD47 | S47 |
| AD48 | S48 |
| AD49 | S49 |
| AD50 | S50 |
| AD51 | S51 |
| AD52 | S52 |
| AD53 | S53 |
| AD54 | S54 |
| AD55 | S55 |
| AD56 | S56 |
| AD57 | S57 |
| AD58 | S58 |
| AD59 | S59 |
| AD60 | S60 |


| ADATA | Corresponding output pin |
| :---: | :---: |
| AD61 | S61 |
| AD62 | S62 |
| AD63 | S63 |
| AD64 | S64 |
| AD65 | S65 |
| AD66 | S66 |
| AD67 | S67 |
| AD68 | S68 |
| AD69 | S69 |
| AD70 | S70 |
| AD71 | S71 |
| AD72 | S72 |
| AD73 | S73 |
| AD74 | S74 |
| AD75 | S75 |
| AD76 | S76 |
| AD77 | S77 |
| AD78 | S78 |
| AD79 | S79 |
| AD80 | S80 |


[^0]:    Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

