imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







CMOSIC Static Drive, 1/2-Duty Drive General-Purpose LCD Display Driver

Overview

The LC75832E and 75832W are static drive or 1/2-duty drive, microcontroller-controlled general-purpose LCD drivers that can be used in applications such as frequency display in products with electronic tuning. In addition to being capable to drive up to 108 segments directly, they can control up to 4 general-purpose output ports. Since the LC75832E and LC75832W use separate power supply systems for the LCD drive block and the logic block, the LCD driver block power-supply voltage can be set to any voltage in the range 2.7 to 6.0 volts, regardless of the logic block power-supply voltage.

Features

- Serial data control of switching between static drive mode and 1/2 duty drive mode.
- Up to 54 segments can be displayed in static drive (1/1 duty) mode and up to 108 segments can be displayed in 1/2 duty drive mode.
- Serial data input supports CCB* format communication with the system controller.
- Serial data control of the power-saving mode based backup function and the all segments forced off function.
- Serial data control of switching between the segment output port and general-purpose output port functions (up to 4 general-purpose output ports).
- Serial data control of the frame frequency of the common and segment output waveforms.
- Either RC oscillator operating or external clock operating mode can be selected with the serial control data.
- High generality, since display data is displayed directly without the intervention of a decoder circuit.
- Independent V_{LCD} for the LCD driver block (V_{LCD} can be set to any voltage in the range of 2.7 to 6.0 volts.) regardless of the logic block supply-voltage.
- The INH pin allows the display to be forced to the off state.
- Allows compatible operation with the LC75822 (822 mode transfer function).

• CCB is ON Semiconductor[®] 's original format. All addresses are managed by ON Semiconductor[®] for this format.

[•] CCB is a registered trademark of Semiconductor Components Industries, LLC.

Specifications

Absolute Maximum Ratings at $Ta = 25^{\circ}C$, $V_{SS} = 0V$

| Parameter | Symbol | Conditions | Ratings | Unit | |
|-----------------------------|----------------------|---------------------------------|-------------------------------|------|--|
| Maximum supply voltage | V _{DD} max | V _{DD} | -0.3 to +7.0 | | |
| | V _{LCD} max | V _{LCD} | -0.3 to +7.0 | V | |
| Input voltage | V _{IN} 1 | CE, CL, DI, INH | -0.3 to +7.0 | | |
| | V _{IN} 2 | OSC | -0.3 to V _{DD} +0.3 | V | |
| Output voltage | V _{OUT} 1 | OSC | -0.3 to V _{DD} +0.3 | | |
| | V _{OUT} 2 | S1 to S54, COM1, COM2, P1 to P4 | -0.3 to V _{LCD} +0.3 | V | |
| Output current | IOUT1 | S1 to S54 | 300 | μA | |
| | I _{OUT} 2 | COM1, COM2 | 3 | | |
| | I _{OUT} 3 | P1 to P4 | 5 | mA | |
| Allowable power dissipation | Pd max | Ta=105°C | 100 | mW | |
| Operating temperature | Topr | | -40 to +105 | °C | |
| Storage temperature | Tstg | | -55 to +125 | °C | |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Allowable Operating Ranges at Ta = -40 to $+105^{\circ}C$, $V_{SS} = 0V$

| Devenueter | Ourseland. | | Conditions | | Ratings | | unit |
|--|-------------------|--|-------------------------------|--------------------|---------|--------------------|------|
| Parameter | Symbol | Conditions | | min | typ | max | unit |
| Supply voltage | V _{DD} | V _{DD} | | 2.7 | | 6.0 | |
| | VLCD | V _{LCD} | | 2.7 | | 6.0 | V |
| Input high-level voltage | V _{IH} 1 | CE, CL, DI, INH | | 0.8V _{DD} | | 6.0 | v |
| | V _{IH} 2 | OSC external cle | ock operating mode | 0.7V _{DD} | | V _{DD} | v |
| Input low-level voltage | V _{IL} 1 | CE, CL, DI, INH | | 0 | | 0.2V _{DD} | |
| | V _{IL} 2 | OSC external cl | ock operating mode | 0 | | 0.3V _{DD} | V |
| Recommended external resistor for RC oscillation | Rosc | OSC RC oscillat | or operating mode | | 39 | | kΩ |
| Recommended external capacitor for RC oscillation | Cosc | OSC RC oscillator operating mode | | | 1000 | | pF |
| Guaranteed range of RC oscillation | fosc | OSC RC oscillator operating mode | | 19 | 38 | 76 | kHz |
| External clock operating frequency | ^f CK | OSC external clock operating mode [Figure 3] | | 19 | 38 | 76 | kHz |
| External clock duty cycle | DCK | OSC external cl | ock operating mode [Figure 3] | 30 | 50 | 70 | % |
| Data setup time | tds | CL, DI | [Figure 1][Figure 2] | 160 | | | ns |
| Data hold time | tdh | CL, DI | [Figure 1][Figure 2] | 160 | | | ns |
| CE wait time | tcp | CE, CL | [Figure 1][Figure 2] | 160 | | | ns |
| CE setup time | tcs | CE, CL | [Figure 1][Figure 2] | 160 | | | ns |
| CE hold time | tch | CE, CL | [Figure 1][Figure 2] | 160 | | | ns |
| High-level clock pulse width | tφH | CL | [Figure 1][Figure 2] | 160 | | | ns |
| Low-level clock pulse width | tφL | CL | [Figure 1][Figure 2] | 160 | | | ns |
| Rise time | tr | CE, CL, DI | [Figure 1][Figure 2] | | 160 | | ns |
| Fall time | tf | CE, CL, DI | [Figure 1][Figure 2] | | 160 | | ns |
| INH switching time | tc | ĪNH, CE | [Figure 4] to [Figure 7] | 10 | | | μs |

LC75832E, 75832W

| Parameter | Symbol | Pin | Conditions | | Ratings | | unit |
|-----------------------------|--------------------|------------------|--|-----------------------------|--------------------|-----------------------------|------|
| Parameter | Symbol Pin | | Conditions | min | typ | max | unit |
| Hysteresis | V _H | CE, CL, DI, INH | | | 0.1V _{DD} | | V |
| Input high-level current | I _{IH} 1 | CE, CL, DI, INH | V _I =6.0V | | | 5.0 | |
| | I _{IH} 2 | OSC | VI=VDD external clock operating mode | | | 5.0 | μA |
| Input low-level current | I _{IL} 1 | CE, CL, DI, INH | V _I =0V | -5.0 | | | |
| | I _{IL} 2 | OSC | V _I =0V external clock operating mode | -5.0 | | | μA |
| Output high-level voltage | V _{OH} 1 | S1 to S54 | Ι _Ο =-20μΑ | V _{LCD} -0.9 | | | |
| | V _{OH} 2 | COM1, COM2 | I _O =-100μA | V _{LCD} -0.9 | | | V |
| | V _{OH} 3 | P1 to P4 | I _O =-1mA | V _{LCD} -0.9 | | | |
| Output low-level voltage | V _{OL} 1 | S1 to S54 | Ι _Ο =20μΑ | | | 0.9 | |
| | V _{OL} 2 | COM1, COM2 | I _O =100μA | | | 0.9 | V |
| | V _{OL} 3 | P1 to P4 | I _O =1mA | | | 0.9 | |
| Output middle-level voltage | V _{MID} | COM1, COM2 | 1/2 bias I _O =±100μA | 1/2V _{LCD} -0.9 | | 1/2V _{LCD} +0.9 | v |
| Oscillator frequency | fosc | OSC | RC oscillator operating mode Rosc=39kΩ, Cosc=1000pF | 30.4 | 38 | 45.6 | kHz |
| Current drain | I _{DD} 1 | V _{DD} | Power-saving mode | | | 10 | |
| | I _{DD} 2 | V _{DD} | V _{DD} =6.0V output open fosc=38kHz | | 250 | 500 | |
| | ILCD1 | V _{LCD} | Power-saving mode | | | 15 | |
| | I _{LCD} 2 | V _{LCD} | V _{LCD} =6.0V output open Static fosc=38kHz | | 100 | 200 | μA |
| | I _{LCD} 3 | V _{LCD} | V _{LCD} =6.0V output open 1/2 duty fosc=38kHz | | 1300 | 2600 | |

Electrical Characteristics for the Allowable Operating Ranges

1. When CL is stopped at the low level




Figure 1

2. When CL is stopped at the high level





Figure 2

3. OSC pin clock timing in external clock operating mode




 $f_{CK} = \frac{1}{t_{CK}H + t_{CK}L} [kHz]$ $D_{CK} = \frac{t_{CK}H}{t_{CK}H + t_{CK}L} \times 100[\%]$

Figure 3


Package Dimensions

unit:mm (typ) 3159A [LC75832E]




Package Dimensions


unit:mm (typ) 3190A [LC75832W]



Pin Assignment



Block Diagram




LC75832E, 75832W


Pin Functions

| Symbol | Pin No. | Function | Active | I/O | Handling when |
|--------------------------------|-------------------|--|-----------------------|-----|------------------|
| S1/P1 to S4/P4 S5 to S54 | 1 to 4 5 to 54 | Segment outputs for displaying the display data transferred by serial data input. The S1/P1 to S4/P4 pins can be used as general-purpose output ports when so set up by the control data. | - | 0 | unused OPEN |
| COM1 COM2 | 64 63 | Common driver outputs. The frame frequency is fo [Hz]. | - | 0 | OPEN |
| OSC | 55 | Oscillator connection. An oscillator circuit is formed by connecting an external resistor and capacitor to this pin. This pin can be used as the external clock input pin if external clock operating mode is selected with the control data. | - | I/O | V _{DD} |
| CE | 60 | Serial data transfer inputs. Must be connected to the controller. | Н | Ι | GND |
| CL | 61 | CE: Chip enable | $\overline{\uparrow}$ | I. | |
| DI | 62 | CL: Synchronization clock DI: Transfer data | | Ι | |
| ĪNĦ | 57 | Display off control input • INH = low (V _{SS})Display forced off S1/P1 to S4/P4 = low (V _{SS}) (These pins are forcibly set to the segment output port function and held at the V _{SS} level.) S5 to S54 = low (V _{SS}) COM1, COM2 = low (V _{SS}) OSC = Z (high impedance) RC oscillation stopped Inhibits external clock input. • INH = high (V _{DD})Display on RC oscillation enabled (RC oscillator operating mode) Enables external clock input (external clock operating mode). However, serial data transfer is possible when the display is forced off. | L | 1 | GND |
| V _{DD} | 56 | Logic block power supply. Provide a voltage in the range 2.7 to 6.0V. | - | - | - |
| V _{LCD} | 58 | LCD driver block power supply. Provide a voltage in the range 2.7 to 6.0V. | - | - | - |
| V _{SS} | 59 | Ground pin. Must be connected to ground. | - | - | - |

Serial Data Transfer Formats


- (1) Static drive mode
- 1. When CL is stopped at the low level





Note: DD is the direction data.

- CCB address "A2H"
- D1 to D54 Display data
- P0 to P2 Segment output port/general-purpose output port switching control data
- DT Static drive or 1/2 duty drive switching control data
- FC0 to FC2 Common/segment output waveform frame frequency control data
- OC RC oscillator operating mode/external clock operating mode switching control data
- SC Segments on/off control data
- BU Normal mode/power-saving mode control data



Note: DD is the direction data.


• CCB address "A2H"

- D1 to D108 Display data
- P0 to P2 Segment output port/general-purpose output port switching control data
- DT Static drive or 1/2 duty drive switching control data
- FC0 to FC2 Common/segment output waveform frame frequency control data
- OC RC oscillator operating mode/external clock operating mode switching control data
- SC Segments on/off control data
- BU Normal mode/power-saving mode control data

Serial Data Transfer Formats (When in 822 mode data transfer)

(1) Static drive mode (When in 822 mode data transfer)


1. When CL is stopped at the low level



Note: DD is the direction data.

• CCB address "A2H"

- D1 to D23, D25 to D54 Display data
- DT Static drive or 1/2 duty drive switching control data



- D1 to D46, D49 to D106 Display data
- DT Static drive or 1/2 duty drive switching control data

Serial Data Transfer Examples

(1) Static drive mode

The serial data shown in the figure below must be sent.

| 8 bit | 72 bit | | | |
|-------------------------|--|--|--|--|
| | × | | | |
| ← 0 1 0 0 0 1 0 1 D1 D2 | D47 D48 D49 D50 D51 D52 D53 D54 0 0 0 0 0 0 0 P0 P1 P2 DT FC0 FC1 FC2 OC SC BU 0 | | | |
| B0 B1 B2 B3 A0 A1 A2 A3 | | | | |

(2) 1/2 duty drive mode

• When 55 or more segments are used

160 bits of serial data (including CCB address bits) must be sent.

| 8 bit | 72 bit | | | |
|---|--------|--|--|--|
| ← 0 1 0 0 0 1 0 1 D1D2 B0 B1 B2 B3 A0 A1 A2 A3 | | | | |

• When fewer than 55 segments are used The serial data shown below (the D1 to D54 display data and the control data) must always be sent.

| 8 bit | | 72 bit | | |
|---|-------|--|--|--|
| 6 0 1 0 0 1 0 1 1 - B0 B1 B2 B3 A0 A1 A2 A3 | D1_D2 | D47 D48 D49 D50 D51 D52 D53 D54 0 0 0 0 0 0 0 P0 P1 P2 DT FC0 FC1 FC2 OC SC BU 0 | | |

Serial Data Transfer Example (When in 822 mode data transfer)

(1) Static drive mode

The serial data shown in the figure below must be sent.

| 8 bit | 56 bit |
|--|--|
| ← 0 1 0 0 0 1 0 1 B0 B1 B2 B3 A0 A1 A2 A3 | |
| (2) 1/2 duty drive modeWhen 53 or more segment 128 bits of serial data (in the series of serial data) | ents are used ncluding CCB address bits) must be sent. |
| 8 bit | 56 bit |
| ← 0 1 0 0 0 1 0 1 B0 B1 B2 B3 A0 A1 A2 A3 | D1 D2D31 D32 D33 D34 D35 D36 D37 D38 D39 D40 D41 D42 D43 D44 D45 D46 D49 D50 D51 D52 D53 D54 O DT O O ← |
| 0 1 0 0 0 1 0 1 B0 B1 B2 B3 A0 A1 A2 A3 | |
| • When fewer than 53 seg The serial data shown in be sent. | gments are used n the figure below (the D1 to D46 and D49 to D54 display data, and the control data) must |
| 8 bit | 56 bit |
| | |

| ← 0 1 0 0 0 1 0 1 | D1 D2 D31 D32 D33 D34 D35 D36 D37 D38 D39 D40 D41 D42 D43 D44 D45 D46 D49 D50 D51 D52 D53 D54 0 DT 0 | 0 |
|-------------------------|--|---|
| B0 B1 B2 B3 A0 A1 A2 A3 | | |

Control Data Functions

1. P0 to P2: Segment output port/general-purpose output port switching control data

These control data bits switch the segment output port/general-purpose output port functions of the S1/P1 to S4/P4 output pins.

| Control data | | | Output pin state | | | |
|--------------|----|----|------------------|-------|-------|-------|
| P0 | P1 | P2 | S1/P1 | S2/P2 | S3/P3 | S4/P4 |
| 0 | 0 | 0 | S1 | S2 | S3 | S4 |
| 0 | 0 | 1 | P1 | S2 | S3 | S4 |
| 0 | 1 | 0 | P1 | P2 | S3 | S4 |
| 0 | 1 | 1 | P1 | P2 | P3 | S4 |
| 1 | 0 | 0 | P1 | P2 | P3 | P4 |

However, segment output port is forcibly selected when in 822 mode data transfer.

Note: Sn (n = 1 to 4): Segment output ports

Pn (n = 1 to 4): General-purpose output ports

Note that when the general-purpose output port function is selected, the correspondence between the output pins and the display data will be that shown in the table.

| Outrast alia | Corresponding display data | | | |
|--------------|----------------------------|---------------------|--|--|
| Output pin | Static drive mode | 1/2 duty drive mode | | |
| S1/P1 | D1 | D1 | | |
| S2/P2 | D2 | D3 | | |
| S3/P3 | D3 | D5 | | |
| S4/P4 | D4 | D7 | | |

For example, if the general-purpose output port function is selected for the S4/P4 output pin in 1/2 duty drive mode, it will output a high level (V_{LCD}) when display data D7 is 1, and a low level (V_{SS}) when D7 is 0.

2. DT: Static drive mode/1/2 duty drive mode switching control data

This control data bit selects either static drive mode or 1/2 duty drive mode.

| DT | Duty drive mode | Output pin state (COM2) | |
|----|---------------------|-------------------------|--|
| 0 | Static drive mode | V _{SS} level | |
| 1 | 1/2 duty drive mode | COM2 | |

3. FC0 to FC2: Common/segment output waveform frame frequency control data These control data bits set the frame frequency of the common and segment output waveforms. However, fo=fosc/384 is forcibly selected when in 822 mode data transfer.

| | Control data | Frame frequency fo [Hz] | | |
|-----|--------------|-------------------------|--------------------------------|--|
| FC0 | FC1 | FC2 | Frame frequency fo [Hz] | |
| 1 | 1 | 0 | fosc/768, f _{CK} /768 | |
| 1 | 1 | 1 | fosc/576, f _{CK} /576 | |
| 0 | 0 | 0 | fosc/384, f _{CK} /384 | |
| 0 | 0 | 1 | fosc/288, f _{CK} /288 | |
| 0 | 1 | 0 | fosc/192, f _{CK} /192 | |

4. OC: RC oscillator operating mode/external clock operating mode switching control data. This control data bit switches the OSC pin function

(either RC oscillator operating mode or external clock operating mode).

However RC oscillator operating mode is forcibly selected when in 822 mode data transfer.

| OC | OSC pin function |
|----|-------------------------------|
| 0 | RC oscillator operating mode |
| 1 | External clock operating mode |

Note: An external resistor, Rosc, and an external capacitor, Cosc, must be connected to the OSC pin if RC oscillator operating mode is selected.

5. SC: Segment on/off control data

This control data bit controls the on/off state of the segments.

However, the segment on state is forcibly selected when in 822 mode data transfer.

| SC | Display state |
|----|---------------|
| 0 | On |
| 1 | Off |

Note that when the segments are turned off by setting SC to 1, the segments are turned off by outputting segment off waveforms from the segment output pins.

6. BU: Normal mode/power-saving mode control data

This control data bit selects either normal mode or power-saving mode.

However, the normal mode is forcibly selected when in 822 mode data transfer.

| BU | Mode |
|----|---|
| 0 | Normal mode |
| 1 | Power-saving mode. $\left(\begin{array}{c} In \ RC \ oscillator \ operating \ mode \ (OC = 0), \ the \ OSC \ pin \ oscillator \ is \ stopped, \ and \ in \ external \ clock \ operating \ mode \ (OC = 1), \ acceptance \ of \ the \ external \ clock \ is \ stopped. \ In \ this \ mode \ the \ common \ and \ segment \ output \ pins \ go \ to \ the \ VSS \ levels. \ However, \ S1/P1 \ to \ S4/P4 \ output \ pins \ that \ are \ set \ to \ be \ general-purpose \ output \ ports \ by \ the \ control \ data \ P0 \ to \ P2 \ can \ be \ used \ as \ general-purpose \ output \ ports. \ \$ |

Display Data and Output Pin Correspondence

| (1) Static drive | - | | |
|------------------|------|------------|------|
| Output pin | COM1 | Output pin | COM1 |
| S1/P1 | D1 | S21 | D21 |
| S2/P2 | D2 | S22 | D22 |
| S3/P3 | D3 | S23 | D23 |
| S4/P4 | D4 | S24 | D24 |
| S5 | D5 | S25 | D25 |
| S6 | D6 | S26 | D26 |
| S7 | D7 | S27 | D27 |
| S8 | D8 | S28 | D28 |
| S9 | D9 | S29 | D29 |
| S10 | D10 | S30 | D30 |
| S11 | D11 | S31 | D31 |
| S12 | D12 | S32 | D32 |
| S13 | D13 | S33 | D33 |
| S14 | D14 | S34 | D34 |
| S15 | D15 | S35 | D35 |
| S16 | D16 | S36 | D36 |
| S17 | D17 | S37 | D37 |
| S18 | D18 | S38 | D38 |
| S19 | D19 | S39 | D39 |
| S20 | D20 | S40 | D40 |

| COM1 |
|------|
| D41 |
| D42 |
| D43 |
| D44 |
| D45 |
| D46 |
| D47 |
| D48 |
| D49 |
| D50 |
| D51 |
| D52 |
| D53 |
| D54 |
| |

Note 1: This applies to the case where the S1/P1 to S4/P4 output pins are set to be segment output ports. Note 2: The S24 output pin outputs a low level (V_{SS} level) when in 822 mode data transfer.

For example, the table below lists the output states for the S21 output pin.

| Display data | Output pip (521) state | | | |
|--------------|--|--|--|--|
| D21 | Output pin (S21) state | | | |
| 0 | The LCD segment corresponding to COM1 is off | | | |
| 1 | The LCD segment corresponding to COM1 is on | | | |

LC75832E, 75832W

| Dutput pin | COM1 | COM2 | Output pin | COM1 | COM2 | |
|------------|------|------|------------|------|------|---|
| S1/P1 | D1 | D2 | S21 | D41 | D42 | |
| S2/P2 | D3 | D4 | S22 | D43 | D44 | I |
| S3/P3 | D5 | D6 | S23 | D45 | D46 | |
| S4/P4 | D7 | D8 | S24 | D47 | D48 | |
| S5 | D9 | D10 | S25 | D49 | D50 | |
| S6 | D11 | D12 | S26 | D51 | D52 | |
| S7 | D13 | D14 | S27 | D53 | D54 | |
| S8 | D15 | D16 | S28 | D55 | D56 | |
| S9 | D17 | D18 | S29 | D57 | D58 | |
| S10 | D19 | D20 | S30 | D59 | D60 | |
| S11 | D21 | D22 | S31 | D61 | D62 | |
| S12 | D23 | D24 | S32 | D63 | D64 | l |
| S13 | D25 | D26 | S33 | D65 | D66 | |
| S14 | D27 | D28 | S34 | D67 | D68 | |
| S15 | D29 | D30 | S35 | D69 | D70 | |
| S16 | D31 | D32 | S36 | D71 | D72 | |
| S17 | D33 | D34 | S37 | D73 | D74 | |
| S18 | D35 | D36 | S38 | D75 | D76 | |
| S19 | D37 | D38 | S39 | D77 | D78 | |
| S20 | D39 | D40 | S40 | D79 | D80 | |

| Output pin | COM1 | COM2 |
|------------|------|------|
| S41 | D81 | D82 |
| S42 | D83 | D84 |
| S43 | D85 | D86 |
| S44 | D87 | D88 |
| S45 | D89 | D90 |
| S46 | D91 | D92 |
| S47 | D93 | D94 |
| S48 | D95 | D96 |
| S49 | D97 | D98 |
| S50 | D99 | D100 |
| S51 | D101 | D102 |
| S52 | D103 | D104 |
| S53 | D105 | D106 |
| S54 | D107 | D108 |

Note 1: Applies when the S1/P1 to S4/P4 output pins are to their segment output function.


Note 2: The S24 output pin outputs a low level (VSS level) when in 822 mode data transfer.

Note 3: The S54 output pin outputs an all-segment-on waveform when in 822 mode data transfer.


For example, the table below lists the output states for the S21 output pin.

| Displa | y data | Output pin (201) state | |
|--------|--------|---|--|
| D41 | D42 | Output pin (S21) state | |
| 0 | 0 | The LCD segments corresponding to COM1 and COM2 are off | |
| 0 | 1 | The LCD segment corresponding to COM2 is on | |
| 1 | 0 | The LCD segment corresponding to COM1 is on | |
| 1 | 1 | The LCD segments corresponding to COM1 and COM2 are on | |

Output Waveforms (Static drive mode)



Output Waveforms (1/2 duty, 1/2 bias drive mode)



| Control data | | | Frame frequency fo [Hz] |
|--------------|-----|-----|--------------------------------|
| FC0 | FC1 | FC2 | Frame frequency fo [Hz] |
| 1 | 1 | 0 | fosc/768, f _{CK} /768 |
| 1 | 1 | 1 | fosc/576, f _{CK} /576 |
| 0 | 0 | 0 | fosc/384, f _{CK} /384 |
| 0 | 0 | 1 | fosc/288, f _{CK} /288 |
| 0 | 1 | 0 | fosc/192, f _{CK} /192 |

Display Control and the INH Pin

Since the IC's internal data (the display data D1 to D54 and the control data when in static drive mode, and the display data D1 to D108 and the control data when in 1/2 duty drive mode) is undefined when power is first applied, applications should set the \overline{INH} pin low at the same time as power is applied to turn off the display (setting S1/P1 to S4/P4 and S5 to S54, COM1, and COM2 to the V_{SS} level) and during this period send serial data from the controller. The controller should then set the \overline{INH} pin high after the data transfer has completed. This procedure prevents unnecessary display at power on (See Figures 4 to 7).

Notes on the Power On/Off Sequences

Applications should observe the following sequence when turning the LC75832E and LC75832W power on and off. (See Figures 4 to 7):

• At power on: Logic block power supply (VDD) on \rightarrow LCD driver block power supply (VLCD) on

• At power off: LCD driver block power supply (V_{LCD}) off \rightarrow Logic block power supply (V_{DD}) off

However, if the logic and LCD driver block use a shared power supply, then power supplies can be turned on and off at the same time.





Figure 5


Notes: t1≥0 t2>0 t3≥0 (t2>t3)


tc ··· 10μs min

No.A0712-18/22

• 1/2 duty drive mode








Notes on Controller Transfer of Display Data

Since the LC75832E/W transfer the display data (D1 to D108) in two separate transfer operations in 1/2 duty drive mode, we recommend that applications make a point of completing all of the display data transfer within a period of less than 30 ms to prevent observable degradation of display quality.

OSC Pin Peripheral Circuit


(1) RC oscillator operating mode (control data OC = 0)

An external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and GND if RC oscillator operating mode is selected.




(2) External clock operating mode (control data OC = 1)


When the external clock operating mode is selected, insert a current protection resistor Rg (4.7 to $47k\Omega$) between the OSC pin and external clock output pin (external oscillator). Determine the value of the resistance according to the allowable current value at the external clock output pin. Also make sure that the waveform of the external clock is not heavily distorted.



Note: Allowable current value at external clock output pin > $\frac{V_{DD}}{Rg}$



- *2: In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. If external clock operating mode is selected, a current protection resistor, Rg (4.7 to 47 k Ω), must be inserted between the external clock output pin (on the external oscillator) and the OSC pin. (See the "OSC Pin Peripheral Circuit" section.)
- *3: When a capacitor except the recommended external capacitance (Cosc = 1000pF) is connected to the OSC pin, it should be in the range 220 to 2200pF.



- *2: In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. If external clock operating mode is selected, a current protection resistor, Rg (4.7 to 47 kΩ), must be inserted between the external clock output pin (on the external oscillator) and the OSC pin. (See the "OSC Pin Peripheral Circuit" section.)
- *3: When a capacitor except the recommended external capacitance (Cosc = 1000pF) is connected to the OSC pin, it should be in the range 220 to 2200pF.

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal