

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







ON Semiconductor®

CMOS LSI

Dot-Matrix LCD Drivers

http://onsemi.com

Overview

The LC79401KNE is a 80-outputs segment driver LSI for graphic dot-matrix liquid crystal display systems. The LC79401KNE latches 80 bits of display data sent from a controller using a 4-bit parallel transfer technique and generates LCD drive signals. When combined as a kit with common driver, either the LC79430KNE (QIP100E), the LC79401KNE can drive large screen LCD panels.

Features

- Incorporates LCD drive circuits for 80 bits of display.
- Supports display duties from 1/64 to 1/256
- The provision of a chip disable pin supports power reduction in large-scale panels.
- Allows external provision of the bias power supply
- Operating supply voltage/operating temperature

V_{DD} (logic block) : 2.7 to 5.5V/-20 to +85°C V_{DD}-V_{EE} (LCD block) : 12 to 32V/-20 to +85°C

- Data transfer clock: 6.0MHz (max), bidirectional shifting supported
- Data input : 4-bit parallel input
- CMOS process
- 100-pin flat plastic package (QIP100E)

Specifications

Absolute Maximum Ratings at $Ta = 25\pm2^{\circ}C$, $V_{SS} = 0V$

Parameter	Symbol	Conditions	Ratings	unit
Maximum supply voltage (Logic)	V _{DD} max		-0.3 to +7.0	V
Maximum supply voltage (LCD)	V _{DD} -V _{EE} max	*1	0 to 35	٧
Maximum input voltage	V _I max		-0.3 to V _{DD} +0.3	V
Storage temperature	Tstg		-40 to +125	°C

Note *1 V_{DD}≥V1>V3>V4>V_{EE}, V_{DD}-V3≤7V, V4-V_{EE}≤7V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Allowable Operating Ranges at $Ta = -20 \text{ to } +85^{\circ}\text{C}$, $V_{SS} = 0\text{V}$

Parameter	Symbol	Co	nditions	min	typ	max	unit
Supply voltage (Logic)	V _{DD}			2.7		5.5	V
Supply voltage (LCD)	V _{DD} -V _{EE}	*2, 3		12		32	V
Input high level voltage	V _{IH}	DI1 to DI4, CP, LOAD, CDI, R/L, M, DISPOFF		0.8V _{DD}			٧
Input low level voltage	V _{IL}	DI1 to DI4, CP, LOAD, CDI, R/L, M, DISPOFF				0.2V _{DD}	٧
CP Shift clock	fCP	СР				6.0	MHz
CP pulse width	twc	СР		50			ns
LOAD pulse width	t _{WL}	LOAD		50			ns
Setup time	^t SETUP	DI1 to DI4 → CP		30			ns
Hold time	t _{HOLD} DI	DI1 to DI4 → CP	V _{DD} =2.7 to 4.5V	40			ns
			V _{DD} =4.5 to 5.5V	30			ns
$CP \to LOAD$	tCL	CP → LOAD		80			ns
$LOAD \to CP$	tLC1	$LOAD \to CP$		110			ns
	tLC2	$LOAD \to CP$	V _{DD} =2.7 to 4.5V	30			ns
			V _{DD} =4.5 to 5.5V	15			ns
CP and LOAD rise time	t _R	CP, LOAD				*4	ns
CP and LOAD fall time	t _F	CP, LOAD				*4	ns

Note *2 V_{DD}≥V1>V3>V4>V_{EE}, V_{DD}-V3≤7V, V4-V_{EE}≤7V

- *3 When the power is turned on, either the logic system power must be turned on before the LCD drive system power or else they must both be turned on at the same time. When the power is turned off, either the LCD drive system power must be turned off before the logic system power, or else both must be turned off at the same time.
- *4 The CP and LOAD rise time (t_R) and the CP and LOAD fall time (t_F) must satisfy equations (1) and (2) below at the same time.

(1)
$$t_R$$
, $t_F < \frac{1}{2f_{CP}} - t_{WC}$ (2) t_R , $t_F < 50$ ns

Electrical Characteristics at $Ta = 25\pm2^{\circ}C$, $V_{DD} = 2.7$ to 5.5V

Parameter	Symbol	Conditions	min	min typ		unit
Input high level current	IH	V _{IN} =V _{DD} , LOAD, CP, CDI, R/L, DI1 to DI4, M, DISPOFF				μΑ
Input low level current	I _{IL}	V _{IN} =V _{SS} , LOAD, CP, CDI, R/L, DI1 to DI4, M, DISPOFF	-1			μА
Output high level voltage	VOH	I _{OH} =-400μA, CDO	V _{DD} -0.4		V	
Output low level voltage	V _{OL}	I _{OL} =400μA, CDO			0.4	V
Driver on resistance	R _{ON} (1)	V _{DD} -V _{EE} =30V, V _{DE} -V _O =0.5V: O1 to O80 *5		0.6	1.5	kΩ
	R _{ON} (2)	V _{DD} -V _{EE} =20V, V _{DE} -V _O =0.5V: O1 to O80 *5		0.7	2.0	kΩ
Standby current drain	I _{ST}	CDI=V _{DD} , V _{DD} -V _{EE} =30V, CP=6.0MHz, Output unloaded: V _{SS}			200	μΑ
Operating current drain	I _{SS} *6	V _{DD} -V _{EE} =30V, CP=6MHz, LOAD=14kHz, M=35Hz: V _{SS}			4.0	mA
	I _{EE} *7	V _{DD} -V _{EE} =30V, CP=6MHz, LOAD=14kHz, M=35Hz: V _{EE}			0.5	mA
Input capacitance	Cl	f=6.0MHz ; CP		8		pF

Note *5 V_{DE} = one of V1, V3, V4 or V_{EE}, V1 = V_{DD}, V3 = 15/17 (V_{DD}-V_{EE}), V4 = 2/17 (V_{DD}-V_{EE})

Switching Characteristics at Ta = $25\pm2^{\circ}$ C, $V_{SS} = 0V$, $V_{DD} = 2.7$ to 5.5V


Parameter	Symbol	Conditions		min	typ	max	unit
Output delay time 1	t _{D1}	Load=15pF: CDO	V _{DD} =2.7 to 4.5V			100	ns
			V _{DD} =4.5 to 5.5V			80	ns
Output delay time 2	t _{D2}	Load=15pF: CDO	V _{DD} =2.7 to 4.5V			100	ns
			V _{DD} =4.5 to 5.5V			80	ns

^{*6} ISS is the current flowing from VDD to VSS


^{*7} IEE is the current flowing from VDD to VEE

Package Dimensions

unit:mm (typ) 3151A




Pin Assignment




Top view


Equivalent Circuit Block Diagram



Pin Function



Switching Characteristics Diagram



ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa