## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## LC79430KNE

CMOS LSI

## Dot-Matrix LCD Drivers

ON Semiconductor ${ }^{\text {® }}$
http://onsemi.com

## Overview

The LC79430KNE is a large-scale dot matrix LCD common driver LSI. The LC79430KNE contains an 80-bit bidirectional shift register and is equipped with a 4-level LCD driver. The input/output pins for cascade connection can be used to further increase the IC's number of bits. The LC79430KNE can be used in conjunction with segment driver LC79401KNE (QIP100E) to drive a wide-screen LCD panel.

## Features

- On-chip LCD drive circuit (80 bits)
- Display duty selection ranging from $1 / 64$ to $1 / 256$
- On-chip input/output pins support a further increases in bit number
- Supports externally supplied bias voltage
- On-chip 80-bit bidirectional shift register (supports 40-bit $\times 2$ division)
- Supports single mode (80-bit shift register) and dual mode (40-bit $\times 2$ shift register) applications
(1) $\mathrm{O} 1 \rightarrow \mathrm{O} 80$
(2) $\mathrm{O} 80 \rightarrow \mathrm{O} 1$
(3) $\mathrm{O} 1 \rightarrow \mathrm{O} 40$ and $\mathrm{O} 41 \rightarrow \mathrm{O} 80$
(4) $\mathrm{O} 80 \rightarrow \mathrm{O} 41$ and $\mathrm{O} 40 \rightarrow \mathrm{O} 1$

All four of the shift direction selection listed above all supported

- Operating power supply voltage/operating temperature include
$\mathrm{V}_{\mathrm{DD}}$ (Logic section) : 2.7 to $5.5 \mathrm{~V} /-20$ to $+85^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}$ (LCD section) : 12 to $32 \mathrm{~V} /-20$ to $+85^{\circ} \mathrm{C}$
- CMOS process
- 100-pin flat plastic package (QIP100E)


## Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25 \pm 2^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings | unit |
| :--- | :--- | :--- | :--- | :---: |
| Maximum supply voltage (Logic) | $\mathrm{V}_{\mathrm{DD}} \max$ |  | -0.3 to +7.0 | V |
| Maximum supply voltage (LCD) | $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {EE }} \max$ | ${ }^{*} 1$ | 0 to 35 | V |
| Maximum input voltage | $\mathrm{V}_{1} \max$ |  | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Storage temperature | Tstg |  | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |

Note *1 The following relations between elements should be maintained: $\mathrm{V}_{\mathrm{DD}} \geq \mathrm{V} 1>\mathrm{V} 2>{\mathrm{V} 5>\mathrm{V}_{\mathrm{EE}}, \mathrm{V}_{\mathrm{DD}}-\mathrm{V} 2 \leq 7 \mathrm{~V} \text {, }, \text {, } 10}$ V5-VEE $\leq 7 \mathrm{~V}$

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Allowable Operating Ranges at $\mathrm{Ta}=-20$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | min | typ | max | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (Logic) | $V_{\text {DD }}$ |  | 2.7 |  | 5.5 | V |
| Supply voltage (LCD) | $\mathrm{V}_{\text {DD }} \mathrm{V}_{\text {EE }}$ | *2, 3 | 12 |  | 32 | V |
| Input high level voltage | $\mathrm{V}_{\mathrm{IH}}$ | DIO1, DIO80, CP, M, DMIN, MODE, RS/LS, DISPOFF | $0.8 \mathrm{~V}_{\text {DD }}$ |  |  | V |
| Input low level voltage | $\mathrm{V}_{\text {IL }}$ | DIO1, DIO80, CP, M, DMIN, MODE, RS/LS, DISPOFF |  |  | $0.2 V_{\text {DD }}$ | V |
| CP Shift clock | ${ }^{\mathrm{f}} \mathrm{CP}$ | CP |  |  | 1 | MHz |
| CP pulse width | ${ }^{\text {tw }}$ W | CP | 63 |  |  | ns |
| Setup time | tsetup | $\begin{aligned} & \text { DIO1 } \rightarrow \text { CP, DIO80 } \rightarrow \text { CP, } \\ & \text { DMIN } \rightarrow \mathrm{CP} \end{aligned}$ | 100 |  |  | ns |
| Hold time | $\mathrm{t}_{\text {HOLD }}$ | $\begin{aligned} & \text { DIO1 } \rightarrow \text { CP, DIO80 } \rightarrow \text { CP, } \\ & \text { DMIN } \rightarrow \mathrm{CP} \end{aligned}$ | 100 |  |  | ns |
| CP rise time | $\mathrm{t}_{\mathrm{R}}$ | CP |  |  | 50 | ns |
| CP fall time | $\mathrm{t}_{\mathrm{F}}$ | CP |  |  | 50 | ns |

Note *2 The following relations between elements should be maintained: $\mathrm{V}_{\mathrm{DD}} \geq \mathrm{V} 1>\mathrm{V} 2>\mathrm{V}_{5}>\mathrm{V}_{\mathrm{EE}}, \mathrm{V}_{\mathrm{DD}}-\mathrm{V} 2 \leq 7 \mathrm{~V}$, $\mathrm{V} 5-\mathrm{V}_{\mathrm{EE}} \leq 7 \mathrm{~V}$
*3 When the power supply is turned on, power to the LCD driver is turned on after or simultaneously with the turning on of the logic section's power supply. When the power supply is turned off, the logic power supply is turned off after or at the same time the LCD driver power supply is turned off.

Electrical Characteristics at $\mathrm{Ta}=25 \pm 2^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V

| Parameter | Symbol | Conditions | min | typ | max | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high level current | ${ }^{\text {IH }}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$, DIO1, DIO80, CP, M, DMIN, MODE, RS/LS, DISPOFF |  |  | 1 | $\mu \mathrm{A}$ |
| Input low level current | IIL | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$, DIO1, DIO80, CP, M, DMIN, MODE, RS/LS, $\overline{\text { DISPOFF }}$ | -1 |  |  | $\mu \mathrm{A}$ |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}^{(1)}=-0.4 \mathrm{~mA}, \mathrm{DIO} 1, \mathrm{DIO} 80$ | $\mathrm{V}_{\mathrm{DD}}{ }^{-0.4}$ |  |  | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=0.4 \mathrm{~mA}$, DIO1, DIO80 |  |  | 0.4 | V |
| Driver on resistance | R $\mathrm{ON}(1)$ | $\begin{aligned} & V_{D D}-V_{E E}=30 \mathrm{~V},\left\|V_{D E}-\mathrm{V}_{\mathrm{O}}\right\|=0.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}, \mathrm{O} 1 \text { to } \mathrm{O} 80 * 4 \end{aligned}$ |  |  | 1.0 | $\mathrm{k} \Omega$ |
|  | $\mathrm{R}_{\mathrm{ON}}(2)$ | $\begin{aligned} & V_{D D}-V_{E E}=20 \mathrm{~V},\left\|V_{D E}-V_{O}\right\|=0.5 \mathrm{~V} \\ & V_{D D}=4.5 \mathrm{~V}, \mathrm{O} 1 \text { to } \mathrm{O} 80 * 4 \end{aligned}$ |  |  | 1.0 | $\mathrm{k} \Omega$ |
| Consumable current drain (1) | Iss | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}=30 \mathrm{~V}, \mathrm{CP}=14 \mathrm{kHz} \\ & \text { no-load, } \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}} \end{aligned}$ |  |  | 100 | $\mu \mathrm{A}$ |
| Consumable current drain (2) | ${ }^{\text {I EE }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}=30 \mathrm{~V}, \mathrm{CP}=14 \mathrm{kHz} \\ & \text { no-load, } \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}} \end{aligned}$ |  |  | 100 | $\mu \mathrm{A}$ |
| Input capacitance | Cl | $\mathrm{f}=1 \mathrm{MHz}$; CP |  | 8 |  | pF |

Note ${ }^{*} 4 \mathrm{~V}_{\mathrm{DE}}=\mathrm{V} 1$ or V 2 or V 5 or $\mathrm{V}_{\mathrm{EE}}, \mathrm{V} 1=\mathrm{V}_{\mathrm{DD}}, \mathrm{V} 2=16 / 17\left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}\right), \mathrm{V} 5=1 / 17\left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}\right)$
Switching Characteristics at $\mathrm{Ta}=25 \pm 2^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.7$ to 5.5 V

| Parameter | Symbol | Conditions | min | typ | max | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output delay time | ${ }_{\text {tPLH }}$ | $\mathrm{CL}=15 \mathrm{pF} ; \mathrm{CP} \rightarrow$ DIO1, $\mathrm{CP} \rightarrow$ DIO80 |  |  | 250 | ns |
|  | tPHL | $\mathrm{CL}=15 \mathrm{pF} ; \mathrm{CP} \rightarrow$ DIO1, $\mathrm{CP} \rightarrow$ DIO80 |  |  | 250 | ns |

## Package Dimensions

unit:mm (typ)
3151A


## Pin Assignment



## Equivalent Circuit Block Diagram



## Pin Function




## Switching Characteristics Diagram



ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

