imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



CMOS LSI 8-bit 1-chip Microcontroller 8K-byte Flash ROM / 256-byte RAM / 24-pin

Features

- a $10 \times /20 \times$ amplifier
- a 8/10-bit High-speed PWM(150kHz)
- a Reference Voltage Generator Circuit(2V/4V) for an AD converter
- a Temperature sensor
- an internal reset circuit
- a 7-channel AD converter with 12-/8-bit resolution selector
- Internal oscillation circuits (30kHz/1MHz/8MHz)

Performance

- 83.3ns (12.0MHz) V_{DD}=2.7V to 5.5V Ta= -40°C to + 85°C
- 125ns (8.0MHz) VDD=2.0V to 5.5V Ta= -40°C to + 85°C
- 250ns (4.0MHz) VDD=1.8V to 5.5V Ta= -40°C to + 85°C


:18

Function Descriptions

- Ports
- I/O ports
- Reference voltage outputs : 1 (VREF)
- Power supply pins $: 3 (V_{SS}1, V_{SS}2, V_{DD}1)$
- Timers (3ch)
- Timer 0 : 16-bit timer/counter with a capture register.
- Timer 1 : 16-bit timer/counter that supports PWM/toggle outputs
- a Base timer serving as a realtime clock
- SIO (1ch)
- SIO1 : 8-bit asynchronous/synchronous serial interface
- Comparator
- Watchdog Timer
- Frequency tunable 12-bit PWM × 2ch
- System Clock Divider Function
- CF Oscillation Circuit, X'tal Oscillation Circuit
- 15 sources, 10 vectors interrupts
- On-chip Debugger Function

Application

• Shaver, Battery charge control






* This product is licensed from Silicon Storage Technology, Inc. (USA).

ORDERING INFORMATION

See detailed ordering and shipping information on page 31 of this data sheet.





SSOP24(225mil)

Function Details

■Flash ROM

- Capable of on-board programming with a wide range of supply voltages : 2.2 to 5.5V
- Block-erasable in 128 byte units
- Writes data in 2-byte units
- 8192 × 8 bits

■RAM

• 256×9 bits

■Bus Cycle Time

- 83.3ns (12MHz, V_{DD} =2.7V to 5.5V, Ta=-40°C to 85°C)
- 125ns (8MHz, VDD=2.0V to 5.5V, Ta=-40°C to 85°C)
- 250ns (4MHz, V_{DD}=1.8V to 5.5V, Ta=-40°C to 85°C)

Note : The bus cycle time here refers to the ROM read speed.

■Minimum Instruction Cycle Time (tCYC)

- 250ns (12MHz, V_{DD}=2.7V to 5.5V, Ta=-40°C to 85°C)
- 375ns (8MHz, V_{DD}=2.0V to 5.5V, Ta=-40°C to 85°C)
- 750ns (4MHz, V_{DD}=1,8V to 5.5V, Ta=-40°C to 85°C)

■Potrs

• Normal withstand voltage I/O ports whose I/O direction can be designated in 1-bit units

	18(P0n, P1n, P70, CF1, CF2)
• Reset pins	$1(\overline{\text{RES}})$
• Power supply pins	3(V _{SS} 1, V _{SS} 2, V _{DD} 1)
Reference voltage outputs	1(VREF)
 Dedicated debugger port 	1(OWP0)

■Timers

- Timer 0 : 16-bit timer/counter with 2 capture registers.
 - Mode 0 : 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers) \times 2 channels Mode 1 : 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers)
 - + 8-bit counter (with two 8-bit capture registers)
 - Mode 2 : 16-bit timer with an 8-bit programmable prescaler (with two 16-bit capture registers)
 - Mode 3 : 16-bit counter (with two 16-bit capture registers)
- Timer 1 : 16-bit timer/counter that supports PWM/toggle outputs
 - Mode 0 : 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/
 - counter with an 8-bit prescaler (with toggle outputs)
 - Mode 1 : 8-bit PWM with an 8-bit prescaler \times 2 channels
 - Mode 2 : 16-bit timer/counter with an 8-bit prescaler (with toggle outputs)
 - (toggle outputs also possible from lower-order 8 bits)
 - Mode 3 : 16-bit timer with an 8-bit prescaler (with toggle outputs)
 - (lower-order 8 bits may be used as a PWM output)

• Base timer

- (1) The clock is selectable from the subclock (32.768kHz crystal oscillation), the low speed RC, system clock, and timer 0 prescaler output.
- (2) with an 8-bit programmable prescaler
- (3) Interrupts programmable in 5 different time schemes

■SIO

- SIO1 : 8-bit asynchronous/synchronous serial interface
 - Mode 0 : Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
 - Mode 1 : Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)
 - Mode 2 : Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)
 - Mode 3 : Bus mode 2 (start detect, 8 data bits, stop detect)

■AD Converter:

- AD converter input port with $10 \times /20 \times amplifier$ (1channel)
- AD converter input port (7channel) 12-/8-bit resolution selectable AD converter
- Selectable reference voltage source for an AD converter (Selectable from V_{DD}, Internal Reference Voltage Generator Circuit(VREF).)
- ■Internal Reference Voltage Generator Circuit(VREF)
 - Generates 2.0V/4.0V for AD converter.
- ■Comparator

Comparator input pin (1 channel) Comparator output pin (1 channel) Comparator output set high when (comparator input level) < 1.22V Comparator output set low when (comparator input level) > 1.22V

Clock Output Function

• Generates clocks with a clock rate of 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, or 1/64 of the source oscillation clock that is selected as the system clock.

■Watchdog Timer

- Generates an internal reset on an overflow occurring in the timer running on the low-speed RC oscillator clock (approx. 30kHz) or subclock.
- Operating mode at standby is selectable from 3 modes (continue counting/suspend operation/suspend counting with the count value retained)

■Interrupts

- 15 sources, 10 vectors
 - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
 - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address is given priority.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4
4	0001BH	H or L	INT3/BT
5	00023H	H or L	тон
6	0002BH	H or L	T1L/T1H
7	00033H	H or L	HPWM2
8	0003BH	H or L	SIO1
9	00043H	H or L	ADC
10	0004BH	H or L	P0/VCPWM

• Priority levels X > H > L

• Of interrupts of the same level, the one with the smallest vector address takes precedence.

Subroutine Stack Levels: Up to 128levels (the stack is allocated in RAM.)

■High-speed Multiplication/Division Instructions

- 16 bits \times 8 bits (5 tCYC execution time)
- 24 bits \times 16 bits (12 tCYC execution time)
- 16 bits ÷ 8 bits (8 tCYC execution time)
- 24 bits ÷ 16 bits (12 tCYC execution time)

■Oscillation Circuits

- Internal oscillation circuits
 - 1) Low-speed RC oscillation circuit: For system clock (approx.30kHz)
 - 2) Medium-speed RC oscillation circuit: For system clock (1MHz)
 - 3) Hi-speed RC oscillation circuit1: For system clock (8MHz)
 - 4) Hi-speed RC oscillation circuit2: For High speed PWM (40MHz)

System Clock Divider Function

- Can run on low consumption current.
- Minimum instruction cycle selectable from 375ns, 750ns, 1.5µs, 3.0µs, 6.0µs, 12.0µs, 24.0µs, 48.0µs, and 96.0µs (at 8MHz main clock)

Internal Reset Circuit

- Power-on reset (POR) function
 - 1) POR reset is generated only at power-on time.
 - 2) The POR release level is 1.67V.
- Low-voltage detection reset (LVD) function
- 1) LVD and POR functions are combined to generate resets when power is turned on and when power voltage falls below a certain level.
- 2) The use/disuse of the LVD function and the low voltage threshold level can be selected from 7 levels (1.91V, 2.01V, 2.31V, 2.51V, 2.81V, 3.79V and 4.28V), through option configuration.

■Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
- 1) Oscillation is not halted automatically.
- 2) There are three ways of resetting the HALT mode.
 - (1) Setting the reset pin to the low level
 - (2) Having the watchdog timer or LVD function generate a reset
 - (3) Having an interrupt generated
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
 - 1) The CF, RC and crystal oscillators automatically stop operation.
 - Note: The low-speed RC oscillator is controlled directly by the watchdog timer; its oscillation in the standby mode is also controlled by the watchdog timer.
 - 2) There are four ways of resetting the HOLD mode:
 - (1) Setting the reset pin to the lower level
 - (2) Having the watchdog timer or LVD function generate a reset
 - (3) Having an interrupt source established at one of the INT0, INT1, INT2 and INT4 pins
 - * INT0 and INT1 can be used in the level sense mode only.
 - (4) Having an interrupt source established at port 0.
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer. (when X'tal oscillation or low-speed RC oscillation is selected).
 - 1) The CF, low-speed, and medium-speed RC oscillators automatically stop operation.
 - Note: The low-speed RC oscillator is controlled directly by the watchdog timer; its oscillation in the standby mode is also controlled by the watchdog timer.
 - Note: If the base timer is run with low-speed RC oscillation selected as the base timer input clock source and the X'tal HOLD mode is entered, the low-speed RC oscillator retains the state that is established when the X'tal HOLD mode is entered.
 - 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
 - 3) There are five ways of resetting the X'tal HOLD mode.
 - (1) Setting the reset pin to the low level
 - (2) Having the watchdog timer or LVD function generate a reset
 - (3) Having an interrupt source established at one of the INT0, INT1, INT2, and INT4 pins
 - * INT0 and INT1 can be used in the level sense mode only.
 - (4) Having an interrupt source established at port 0
 - (5) Having an interrupt source established in the base timer circuit
- ■VCPWM: Frequency tunable 12-bit PWM × 2ch
- ■High speed PWM (HPWM2)
 - 8-/10- bits PWM ×1ch
 - 1) The PWM clock is selectable from system clock and Hi-speed RC2 (40MHz)
 - 2) The PWM type is selectable from 8 bits(Normal mode) and 10 bits(additive puls mode).
- ■Temperature sensor
 - Senseor voltage can be comapred by the AD converter.
- ■On-chip Debugger Function
 - Supports software debugging with the IC mounted on the target board.
 - Provides 1 channel of on-chip debugger pin. OWP0
- ■Data Security Function
 - Protects the program data stored in flash memory from unauthorized read or copy. Note: This data security function does not necessarily provide absolute data security.
- ■Package Form
 - SSOP24 (225mil): Lead-free and halogen-free type

■Development Tools

• On-chip debugger: TCB87 Type C (1-wire interface cable) + LC87F0G08A

■Programming Boards

Package	Programming boards
SSOP24(225mil)	W87F0GS

■Flash Programmer

Maker	Maker Model		Supported version	Device
Flash Support Group, Inc. (FSG)	Single Programmer	AF9709C	Rev 03.28 or later	87F008SU
Flash Support Group, Inc.	p, Onboard Single/Gang Programmer	AF9101/AF9103(Main unit) (FSG models)		
(FSG) + Our company (Note 1)		SIB87 Type C(Inter Face Driver) (Our company model)	(Note 2)	-
	Single/Gang Programmer	SKK Type B / SKK Type C	Application Version	
Our company	Onboard Single/Gang Programmer	SKK-DBG Type C	1.08 or later Chip Data Version 2.46 or later	LC87F0G08

For information about AF-Series :

Flash Support Group, Inc.

TEL: +81-53-459-1050

E-mail: sales@j-fsg.co.jp

Note1: On-board-programmer from FSG (AF9101/AF9103) and serial interface driver from Our company (SIB87 Type C) together can give a PC-less, standalone on-board-programming capabilities.


Note2: It needs a special programming devices and applications depending on the use of programming environment. Please ask FSG or Our company for the information.

Package Dimensions

unit : mm

SSOP24 (225mil)

CASE 565AR **ISSUE A**



NOTE: The measurements are not to guarantee but for reference only.

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




*This information is generic. Please refer to

device data sheet for actual part marking. Pb−Free indicator, "G" or microdot " ■", may or may not be present.

 5 ± 0.2 ð


Pin Assignment



SSOP24(225mil) "Lead-/Halogen-free Type"

SSOP24	NAME	SSOP24	NAME
1	P70/INT0/T0LCP/AN09	13	P16/INT2/T0IN/CPOUT/HPWM2
2	RES	14	P17/BUZ/INT1/T0HCP/HPWM2
3	V _{SS} 1	15	V _{SS} 2
4	CF1/XT1	16	VREF
5	CF2/XT2	17	P00/APIM
6	V _{DD} 1	18	P01/APIP
7	P10/SO1	19	P02/AN2/CPIM
8	P11/SI1/SB1	20	P03/AN3/VCPWM0
9	P12/SCK1	21	P04/AN4/VCPWM1
10	P13/INT4/T1IN/AN7	22	P05/T1PWML/CKO
11	P14/INT4/T1IN/AN6	23	P06/T1PWMH
12	P15/INT3/T0IN/AN5	24	OWP0

System Block Diagram



Pin Description

Pin Name	I/O			Desc	ription			Option	
V _{SS} 1	-	- power supply pir	n					No	
V _{DD} 1	-	+ power supply pi	er supply pin						
V _{SS} 2	-	- power supply pi	apply pin						
VREF	I/O	Reference voltage	e voltage output(2.0V/4.0V) or External input						
OWP0	I/O	On-chip debugge	r pin					No	
Port 0	I/O	• 7-bit I/O port						Yes	
P00 to P06		I/O specifiable i							
		Pull-up resistors	s can be turned c	on and off in 1-bi	t units.				
					vith 10x/20x oper	ational amplifier			
			ter input port (AN ter input port (AN						
			ter input port (AN	-	-				
		P05: Timer 1 PV	VML output / Sys	stem clock outpu	ıt				
		P06: Timer 1 PV	•						
		• 8-bit I/O port	ebugger pin (OW	P0)				Yes	
Port 1	I/O	 I/O specifiable i 	n 1-bit units.					165	
P10 to P15		Pull-up resistors		on and off in 1-bi	t units.				
		P12: SIO1 clock P13: INT4 input capture in P14: INT4 input capture in P15: INT3 input AD conver P16: INT2 input timer 0L ca	input/bus input/c input/output /HOLD release in put/ AD converte put/ AD converte (with noise filter) rter input port (AI /HOLD release in apture input/HPV (put/INT1 input/H	nput/timer 1 even r input port (AN nput/timer 1 even r input port (AN /timer 0 event in N5) nput/timer 0 even VM2 output	nt input/timer 0L 6 6) put/timer 0H capt	capture input/ tim	ner OH		
		INT4	enable	enable	enable	disable	disable		

Continued on next page.

Pin Name	I/O				Description			Option	
Port 7	I/O	• 1-bit I/O	1-bit I/O port						
P70		 I/O spec 							
110		 Pull-up r 	esistors can be	turned on and of					
		Pin funct	tions						
		P70 : IN	P70 : INT0 input/HOLD release input/timer 0L capture input/AD converter input port (AN9)						
		Interrupt a	cknowledge type	e					
			Rising	Falling	Rising &	H level	L level		
			Rising	i alling	Falling	TTIEVEI	Lievei		
		INT0	enable	enable	disable	enable	enable		
RES	I	External re	eset input/interna	al reset output pi	n			Yes	
								Internal pullup	
		Ceramic	oscillator/32 76	8kHz crystal osc	llator input nin			ON/OFF No	
CF1/XT1	I/O	• Ceramic	03011201732.70					110	
		Pin funct	tions						
		• 1-bit I/O	•						
		 I/O spec (only Not) 	n-open drain)						
CF2/XT2	I/O			8kHz crystal osc	llator output pin			No	
		 Pin funct 1-bit I/O 							
		• I/O spec							
OWP0	I/O		ebugger pin					No	

Port Output Types

The table below lists the types of port outputs and the presence/absence of a pull-up resistor. Data can be read into any input port even if it is in the output mode.

Port Name	Option selected in units of	Option type	Output type	Pull-up resistor
		1	CMOS	Programmable
P00 to P06	1 bit	2	Nch-open drain	Programmable
B101 B17	1 bit	1	CMOS	Programmable
P10 to P17		2	Nch-open drain	Programmable
CF1/XT1	-	No	Nch-open drain when general I/O port is selected.	No
CF2/XT2	-	No	CMOS / Nch-open drain when general I/O port is selected.(programmable)	No
P70	-	No	Nch-open drain	Programmable

User Option Table

Option Name	Option Type	Flash Version	Option Selected in Units of	Option Selection
				CMOS
	P00 to P06	enable	1 bit	Nch-open drain
Port output form				CMOS
	P10 to P17	enable	1 bit	Nch-open drain
Program start				00000h or 01E00h When protected area 1) is selected
address	-	enable	-	00000h When either of protected area 2), 3) or 4) is selected
	-			1) 1800h-1FFFh
Protected area		enable	-	2) 0000h-1DFFh,1F00h-1FFFh
(Note1)				3) 0000h-1CFFh,1F00h-1FFFh
				4) 0000h-1AFFh,1F00h-1FFFh
Reset pin	Internal pullup ON/OFF	enable		ON
Reset pill		enable	-	OFF
	Detect function	enable		Enable: Use
Low-voltage detection reset function		enable	-	Disable: Not Used
	Detect level	enable	-	7-level
Power-on reset function	Power-On reset level	enable	-	1-level

Note1: onboard programming inhbited address

Recommended L	Inused Pin Connections	
DertNerre	Recomm	mended Unused Pin Connections
Port Name	Board	Software
P00 to P07	Open	Output low
P10 to P17	Open	Output low
P70	Open	Output low
CF1/XT1	Open	General I/O port output low
CF2/XT2	Open	General I/O port output low
OWP0	Pulled low with a $100k\Omega$ resistor	-

Recommended Unused Pin Connections


On-chip Debugger Pin Connection Requirements

For the treatment of the on-chip debugger pins, refer to the separately available documents entitled "Rd87 On-chip Debugger Installation Manual"

Power Pin Treatment Recommendations (VDD1, VSS1)

Connect bypass capacitors that meet the following conditions between the VDD1 and VSS1 pins:

- Connect among the $V_{DD}1$ and $V_{SS}1$ pins and bypass capacitors C1 and C2 with the shortest possible heavy lead wires, making sure that the impedances between the both pins and the bypass capacitors are as equal as possible (L1=L1', L2=L2').
- \bullet Connect a large-capacity capacitor C1 and a small-capacity capacitor C2 in parallel. The capacitance of C2 should be approximately 0.1 $\mu F.$



	Description	0 set al	D's (Dama da	0		Specification			
Parameter		Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
	ximum supply tage	V _{DD} MAX	V _{DD} 1			-0.3	to	+6.5	
Inp	ut/output voltage	VIO	Port0,1 Port7 CF1,CF2, RES			-0.3	to	V _{DD} +0.3	V
t current	Peak output current	IOPH(1)	Port0 Port1 CF2	When CMOS output type is selected Per 1 applicable pin		-10			
High level output current	Average output current (Note 1-1)	IOMH(1)	Port0 Port1 CF2	When CMOS output type is selected Per 1 applicable pin		-7.5			-
High	Total output current	ΣIOAH(1)	Port0,1, CF2	Total current of all applicable pins		-30			
	Peak output current	IOPL(1)	Port0	 Per 1 applicable pin 				20	mA
rent		IOPL(2)	Port1	Per 1 applicable pin				20	
Low level output current		IOPL(3)	Port7,CF1,CF2	Per 1 applicable pin				10	
utbri	Average	IOML(1)	Port0	Per 1 applicable pin				15	1
elo	output current	IOML(2)	Port1	Per 1 applicable pin				15	
v lev	(Note 1-1)	IOML(3)	Port7,CF1,CF2	Per 1 applicable pin				7.5	
Lov	Total output current	ΣIOAL(1)	Port0,1,7, CF1,CF2	Total current of all applicable pins				80	
Allowable power Dissipation		Pdmax(1)	SSOP24(225mil)	Ta=-40 to + 85°C Package with thermal resistance board (Note 1-2)				260	mW
	erating ambient mperature	Topr				-40		+85	
Sto	prage ambient	Tstg				-55		+125	°C

Absolute Maximum Ratings at $Ta = 25^{\circ}C$, $V_{SS}1 = V_{SS}2 = 0V$

Note 1-1: The average output current is an average of current values measured over 100ms intervals. Note 1-2: SEMI standards thermal resistance board (size: 76.1×114.3×1.6tmm, glass epoxy) is used.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

.C87F0G08A

Anowable Operating Conditions at $1a = -40^{\circ}C$ to $+85^{\circ}C$, $\sqrt{SS1} = \sqrt{SS2} = 0^{\circ}V$												
Deremeter	Symbol	Din/Domorko	Conditions			Specif	pecification					
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max					
Operating	VDD(1)	VDD1	$0.245 \mu s \leq tCYC \leq 200 \mu s$		2.7		5.5					
supply voltage	VDD(2)		$0.367 \mu s \leq tCYC \leq 200 \mu s$		2.0		5.5					
(Note 2-1)]	0.705 - (+0)/0 - 000 -		1.0							

Allowable Operating Conditions at $T_2 = -40^{\circ}C$ to $+85^{\circ}C$ Vss1 = Vss2 = 0V

Operating	VDD(1)	VDD1	$0.245 \mu s \leq tCYC \leq 200 \mu s$		2.7		5.5	
supply voltage	VDD(2)		$0.367 \mu s \leq tCYC \leq 200 \mu s$		2.0		5.5	
(Note 2-1)	VDD(3)		$0.735 \mu s \le tCYC \le 200 \mu s$		1.8		5.5	
Memory	VHD	VDD1	RAM and register contents					ĺ
sustaining			sustained in HOLD mode.		1.6			
supply voltage								v
High level	VIH(1)	Port 0,1		1.8 to 5.5	0.3V _{DD}		V _{DD}	v
input voltage		P70			+0.7	ļ		
	VIH(4)	CF1,CF2, RES		1.8 to 5.5	0.75V _{DD}		V _{DD}	-
Low level	VIL(1)	Port 0,1		4.0 to 5.5	V _{SS}		0.1V _{DD} +0.4	
input voltage		P70		1.8 to 4.0	V _{SS}		0.2V _{DD}	
	VIL(4)	CF1,CF2, RES		1.8 to 5.5	V _{SS}		0.25V _{DD}	
Instruction	tCYC			2.7 to 5.5	0.245		200	
cycle time	(Note 2-2)			2.0 to 5.5	0.367		200	μs
(Note 2-2)				1.8 to 5.5	0.735		200	
External	FEXCF	CF1	CF2 pin open	2.7 to 5.5	0.1		12	
system clock			 System clock frequency 					
frequency			division ratio=1/1	2.2 to 5.5	0.1		8	MHz
			External system clock		••••			
			duty=50 ± 5%					
Oscillation	FmCF(1)	CF1,CF2	When 12MHz ceramic oscillation	2.7 to 5.5		12		
frequency	E05(0)	054.050	See Fig. 1.					
range (Note 2-3)	FmCF(2)	CF1,CF2	When 8MHz ceramic oscillation	2.2 to 5.5		8		
(NOLE 2-3)	EmCE(2)	CF1,CF2	See Fig. 1. When 4MHz ceramic oscillation					
	FmCF(3)	GF1,GF2	See Fig. 1.	1.8 to 5.5		4		
	FmFRC(1)		Internal high-speed RC oscillation					
	11111(0(1)		Ta=-10°C to +85°C	1.8 to 5.5	7.76	8.0	8.24	MHz
			(Note 2-4)	1.0 10 5.5	1.10	0.0	0.24	
	FmFRC(2)		Internal high-speed RC oscillation					
	- ()		Ta=-40°C to +85°C	1.8 to 5.5	7.60	8.0	8.40	
			(Note 2-4)					
	FmRC		Internal medium-speed RC		0.5	4.0		
			oscillation	1.8 to 5.5	0.5	1.0	2.0	
	FmSRC		Internal low-speed RC oscillation		07	20	22	
			(Note 2-5)	1.8 to 5.5	27	30	33	kHz
	FsX'tal	XT1,XT2	32.768kHz crystal oscillation	1.8 to 5.5		32.768		kHz
	5 514450		See Fig. 2.	1.0 10 0.0		0200		
	FmPWMRC		Internal high-speed RC oscillation	2.7 to 5.5	38	40	42	MHz
Ossillation	tmaCE	CF1,CF2	for HPWM2		See Tab			
Oscillation Stabilization	tmsCF	GF1,GF2	When oscillation circuit is switched from "oscillation				-	
Time	tmsFRC (Note 2-4)		stopped" to "oscillation	1.8 to 5.5			100	
	tmsPWMR		enabled".				+	μs
	C			1.8 to 5.5			100	
	tmsRC		• See Fig. 3.	1.8 to 5.5		0		
	tmsSRC		-l ĭ				+	
	(Note2-5)			1.8 to 5.5			1	ms
	tmsX'tal	XT1,XT2			See Tab	le 2	I	110
Lata 2 1. Va			or equal to 2.7V in the flash RC) Manhaand			a d a	l

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Note 2-3: See Tables 1 and 2 for the oscillation constants.

Note 2-4: An oscillation stabilization time of 100µs or longer must be provided before switching the system clock source after the state of the high-speed RC oscillation circuit is switched from "oscillation stopped" to "oscillation enabled".

Note 2-5: An oscillation stabilization time of 1ms or longer must be provided before switching the system clock source after the state of the low-speed RC oscillation circuit is switched from "oscillation stopped" to "oscillation enabled".

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

max

unit

Dementer	O: make al	Dia (Demender	Conditions			Specifica	tion	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High level input current	I _{IH} (1)	Port 0,1, Port 7, RES	Output disabled Pull-up resistor off V _{IN} =V _{DD} (Including output Tr's off leakage current)	1.8 to 5.5			1	
	I _{IH} (2)	CF1	V _{IN} =V _{DD}	1.8 to 5.5			15	
Low level input current	IIL(1)	Port 0,1, Port 7, RES	Output disabled Pull-up resistor off VIN=VSS (Including output Tr's off leakage current)	1.8 to 5.5	-1			μA
	I _{IL} (2)	CF1	V _{IN} =V _{SS}	1.8 to 5.5	-15			
High level output	V _{OH} (1)	Port 0,1,	I _{OH} =-1mA	4.5 to 5.5	V _{DD} -1			v
voltage	V _{OH} (2)	CF2	I _{OH} =-0.2mA	1.8 to 5.5	V _{DD} -0.4			v
Low level output	V _{OL} (1)	Port 0,1,	I _{OL} =10mA	4.5 to 5.5			1.5	
voltage	V _{OL} (2)	P70,CF1,CF2	I _{OL} =1.0mA	1.8 to 5.5			0.4	
Pull-up resistance	Rpu(1)	Port 0,1,	V _{OH} =0.9V _{DD}	4.5 to 5.5	15	35	80	
	Rpu(2)	P70		1.8 to 4.5	18	50	230	kΩ
	Rpu(3)	RES		1.8 to 5.5	300	400	500	
Hysteresis voltage	VHYS(1)	Port 0,1,		2.7 to 5.5		0.1V _{DD}		V
		P70 RES		1.8 to 5.5		0.07V _{DD}		
Pin capacitance	СР	All pins	For pins other than that under test: VIN=VSS f=1MHz Ta=25°C	1.8 to 5.5		10		pF

Electrical Characteristics at Ta = -40 °C to +85 °C, $V_{SS}1 = V_{SS}2 = 0V$

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

SIO1 Serial I/O Characteristics (Note 4-1)

		Parameter	Symbol	Pin/	Conditions			Spec	cification	
	F	arameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
	×	Frequency	tSCK(1)	SCK1(P12)	• See Fig. 5.		2			
	Input clock	Low level pulse width	tSCKL(1)			1.8 to 5.5	1			(0)(0)
Serial clock	Ē	High level pulse width	tSCKH(1)				1			tCYC
Serial	çk	Frequency	tSCK(2)	SCK1(P12)	CMOS output type selected See Fig. 5.		2			
	Output clock	Low level pulse width	tSCKL(2)			1.8 to 5.5		1/2		tSCK
	no	High level pulse width	tSCKH(2)					1/2		ISCK
Serial input	Da	ta setup time	tsDI(1)	SI1(P11), SB1(P11)	 Specified with respect to rising edge of SIOCLK. See Fig. 5. 	4.01.55	0.05			
Serial	Da	ta hold time	thDI(1)			1.8 to 5.5	0.05			
Serial output	Ou	tput delay time	tdDO(1)	SO1(P10), SB1(P11)	 Specified with respect to falling edge of SIOCLK Specified as the time up to the beginning of output change in open drain output mode. See Fig. 5. 	1.8 to 5.5			(1/3)tCYC +0.08	μs

Note 4-1: These specifications are theoretical values. Margins must be allowed according to the actual operating conditions.

Pulse Input Conditions at Ta = -40 °C to +85 °C, $V_{SS}1 = V_{SS}2 = 0V$

Parameter	Sympol	Pin/Remarks	Conditions			Spec	cification	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High/low level pulse width	tPIH(1) tPIL(1)	INT0(P70), INT1(P71), INT2(P16), INT4(P13, P14)	 Interrupt source flag can be set. Event inputs for timer 0 or 1 are enabled. 	1.8 to 5.5	1			
	tPIH(2) tPIL(2)	INT3(P15) when noise filter time constant is 1/1	 Interrupt source flag can be set. Event inputs for timer 0 are enabled. 	1.8 to 5.5	2			tCYC
	tPIH(3) tPIL(3)	INT3(P15) when noise filter time constant is 1/32	 Interrupt source flag can be set. Event inputs for timer 0 are enabled. 	1.8 to 5.5	64			
	tPIH(4) tPIL(4)	INT3(P15) when noise filter time constant is 1/128	 Interrupt source flag can be set. Event inputs for timer 0 are enabled. 	1.8 to 5.5	256			
	tPIL(5)	RES	 Resetting is enabled. 	1.8 to 5.5	200			μS

AD Converter Characteristics at $\mathrm{V}_{SS}\mathrm{1}=\mathrm{V}_{SS}\mathrm{2}=\mathrm{0}\mathrm{V}$

<12bits AD Converter Mode/Ta = -40° C to $+85^{\circ}$ C >

Description	0 mbal					Specifica	ation	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Resolution	N	AN2(P02)		1.8 to 5.5		12		bit
Absolute accuracy	ET	AN3(P03) AN4(P04)	(Note 6-1)	1.8 to 5.5			±16	LSB
Conversion time	TCAD	AN5(P15)	See conversion time	2.7 to 5.5	32		115	
		AN6(P14) AN7(P13)	calculation method.	2.2 to 5.5	134		215	μS
		AN9(P70)	(Note 6-2)	1.8 to 5.5	400		430	
Analog input	VAIN(1)		When V _{DD} is selected	1.8 to 5.5	V _{SS}		V _{DD}	
voltage range	VAIN(2)	(Note 6-3)	When internal VREF=4V is selected. VREF≤V _{DD}	4.3 to 5.5	V _{SS}		VREF	V
			When internal VREF=2V is selected VREF≤V _{DD}	2.3 to 3.6	V _{SS}		VREF	
Analog port	IAINH	1	VAIN=V _{DD}	1.8 to 5.5			1	
input current	IAINL]	VAIN=V _{SS}	1.8 to 5.5	-1			μA

<8bits AD Converter Mode/Ta = -40° C to $+85^{\circ}$ C >

Deveryoter	Querrahal	Din /Dementer				Specific	ation	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Resolution	N	AN2(P02)		1.8 to 5.5		8		bit
Absolute accuracy	ET	AN3(P03) AN4(P04)	(Note 6-1)	1.8 to 5.5			±1.5	LSB
Conversion time	TCAD	AN5(P15)	See conversion time calculation	2.7 to 5.5	20		90	
		AN6(P14) AN7(P13)	method.	2.2 to 5.5	80		135	μS
		AN9(P70)	(Note 6-2)	1.8 to 5.5	245		265	
Analog input	VAIN(1)		When V _{DD} is selected	1.8 to 5.5	V _{SS}		V _{DD}	
voltage range	VAIN(2)	(Note 6-3)	When internal VREF=4V is selected. VREF≤V _{DD}	4.3 to 5.5	V _{SS}		VREF	V
			When internal VREF=2V is selected. VREF≤V _{DD}	2.3 to 3.6	V _{SS}		VREF	
Analog port	IAINH		VAIN=V _{DD}	1.8 to 5.5			1	
input current	IAINL		VAIN=V _{SS}	1.8 to 5.5	-1			μA

<Conversion time calculation method>

12bits AD Converter Mode: TCAD(Conversion time) = $((52/(AD \text{ division ratio}))+2)\times(1/3)\times tCYC$ 8bits AD Converter Mode: TCAD(Conversion time) = $((32/(AD \text{ division ratio}))+2)\times(1/3)\times tCYC$

<Recommended Operating Conditions>

External oscillation	Operating supply voltage range	System division ratio	Cycle time	AD division ratio	AD conversion time (TCAD)		
(FmCF)	(V _{DD})	(SYSDIV)	(tCYC)	(ADDIV)	12bit AD	8bit AD	
	2.7V to 5.5V	1/1	375ns	1/8	52.25µs	32.25µs	
CF-8MHz	2.2V to 5.5V	1/1	375ns	1/32	208.25µs	128.25µs	
	2.7V to 5.5V	1/1	750ns	1/8	104.5μs	64.5μs	
CF-4MHz	2.2V to 5.5V	1/1	750ns	1/16	208.5µs	128.5µs	
	1.8V to 5.5V	1/1	750ns	1/32	416.5μs	256.5µs	

Note 6-1: The quantization error (±1/2LSB) is excluded from the absolute accuracy. The absolute accuracy is measured when no change occurs in the I/O state of the pins that are adjacent to the analog input channel during AD conversion processing.

Note 6-2: The conversion time refers to the interval from the time a conversion starting instruction is issued till the time the complete digital value against the analog input value is loaded in the result register.

The conversion time is twice the normal value when one of the following conditions occurs:

- The first AD conversion executed in the 12-bit AD conversion mode after a system reset
- The first AD conversion executed after the AD conversion mode is switched from 8-bit to 12-bit AD conversion mode

Note 6-3: See section 8, " $10 \times / 20 \times$ amplifier characteristics", for analog channel 0 ($10 \times / 20 \times$ amplifier output).

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Reference Voltage Generator Circuit (VREF) Characteristics

at Ta = -40° C to $+85^{\circ}$ C, VSS1 = VSS2 = 0V

Parameter	Symbol	Pin/Remarks	Conditions			Specific	ation	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
VREF=2V voltage	VREF2VO	VREF		1.8 to 2.0	V _{DD} -0.1		V _{DD}	
accuracy		(Note 7-2)		2.0 to 5.5	1.90		2.02	
				2.3 to 5.5	1.98		2.02	
VREF=4V voltage	VREF4VO			1.8 to 4.0	V _{DD} -0.1		V _{DD}	V
accuracy				4.0 to 5.5	3.90		4.04	
				4.3 to 5.5	3.96		4.04	
VREFoutput current	VREFIO			1.8 to 5.5	V _{SS}		0.5	mA
Operation stabilization time (Note 7-1)	tVREFW			1.8 to 5.5			5	ms

Note 7-1: Refers to the interval between the time VR12ON and VR24ON are set to 1 and the time operation gets stabilized.

Note 7-2: An external 4.7µF capacitor must be connected to the VREF pin to stabilize the VREF voltage.

Parameter	Querra ha a l	Pin/Remarks		Conditions			Specific	ation	
Parameter	Symbol	Pin/Remarks		Conditions	V _{DD} [V]	min	typ	max	unit
20x Amplifier gain	APGAIN20 See Fig7	P00/APIM P01/APIP	_	40 to +85°C DIR=0 & GAIN20=1.			20		
20x Amplifier offset	VAPIO20		• P01 P00 2)AP • P01	I=0V,P00≤0V or I=0V,P01≥0V DIR=1 & GAIN20=1. I=0V,P00≥0V or I=0V,P01≤0V		200		600	mV
20x Amplifier	VAPIM20-1	P00/APIM	-	P01/APIP=0V		-0.17		0	
input voltage	VAPIP20-1	P01/APIP	1)	P00/APIM=0V		0		0.17	V
range	VAPIM20-2	P00/APIM	0)	P01/APIP=0V		0		0.17	
	VAPIP20-2	P01/APIP	2)	P00/APIM=0V		-0.17		0	V
10x Amplifier gain	APGAIN10 See Fig7	P00/APIM P01/APIP		40 to +85°C DIR=0 & GAIN20=0.			10		
10x Amplifier offset	VAPIO10		3)APDIR=0 & GAIN20=0. • P01=0V,P00≤0V or P00=0V,P01≥0V 4)APDIR=1 & GAIN20=0. • P01=0V,P00≥0V or P00=0V,P01≤0V		4.3 to 5.0	100		300	mV
10x Amplifier	VAPIM10-3	P00/APIM	3)	P01/APIP=0V		-0.24		0	v
input voltage	VAPIP10-3	P01/APIP	3)	P00/APIM=0V		0		0.24	v
range	VAPIM10-4	P00/APIM	4)	P01/APIP=0V		0		0.24	v
	VAPIP10-4	P01/APIP	4)	P00/APIM=0V		-0.24		0	v
Amplifier input	IAPINL	P00/APIM	P00/#	APIM=V _{SS} -0.2V		-1			•
port input current IAPINH	IAPINH	P01/APIP	P01//	APIP=V _{DD}				1	μA
Operation stabilization time (Note 8-1)	tAPW							20	μs

10x/20x Amplifier Characteristics at Ta = -40° C to $+85^{\circ}$ C, V_{SS}1 = V_{SS}2 = 0V

Note 8-1: Refers to the interval between the time APON is set to 1 and the time operation gets stabilized.

<Amplifier input vaoltage calculation method:See Fig7>

VAPFUL = (VREFAD - VAPIO) / APGAIN

(VREFAD can be selected from internal-VREF4V, internal-VREF2V and V_{DD}.)

Note: VAPFUL must not exceed VAPIP or VAPIM.

Comparator Characteristics at Ta = -40 °C to +85 °C, $V_{SS}1 = V_{SS}2 = 0$ V

Descenter	Complete	Dia (Dermerlue	Candiliana		Specification				
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
Comparator threshold voltage (Note 9-1)	VCMVT	P02/CPIM		2.5 to 5.5	1.12	1.22	1.32	v	
Input voltage range	VCMIN]		2.5 to 5.5	V _{SS}		V _{DD}	V	
Offset voltage	VOFF		 Within input voltage range 	2.5 to 5.5		±10	±30	mV	
Response time	tRT		 Within input voltage range Input amplitude =100mV Overdrive=50mV 	2.5 to 5.5		200	600	ns	
Operation stabilization time (Note 9-2)	tCMW			2.5 to 5.5			1.0	μs	

Note 9-1: Comparator output=High level when (P02/CPIM voltage) < VCMVT

Comparator output=Low level when (P02/CPIM voltage) > (VCMVT +VOFF)

Note 9-2: Refers to the interval between the time CPON is set to 1 and the time operation gets stabilized.

Temperature Sensor Characteristics at Ta = -40 °C to +85 °C, $V_{SS}1 = V_{SS}2 = 0$ V

<4-diode mode>

Deremeter	Sympol	Pin/Remarks	Conditions		Specification				
Parameter	Symbol	Pin/Remarks		V _{DD} [V]	min	typ	max	unit	
Output voltage	VOTMP4(1)		Ta=-40°C	5.0	3.23	3.25	3.27		
	VOTMP4(2)		Ta=+25°C	5.0	2.75	2.77	2.80	V	
	VOTMP4(3)		Ta=+85°C	5.0	2.28	2.31	2.34		
sensitivity	Vsen4		Ta=-40 to +85°C	3.5 to 5.5	-7.63	-7.54	-7.45	mV/°C	
Absolute accuracy (Note 10-1)	ETTMP4	Vref=4[V]	Ta=(60±10) °C (Note 10-3)	3.5 to 5.5		±2.5	±5	°C	
(Note 10-2)			Ta=-40 to +85°C	3.5 to 5.5		±5	±10		

<2-diode mode>

Deservator	Querra ha a l	Dia (Desservertes	Conditions			Specific	cation	
Parameter	eter Symbol Pin/Remarks Conditions		Conditions	V _{DD} [V]	min	typ	max	unit
Output voltage	VOTMP2(1)		Ta=-40°C	3.3	1.61	1.63	1.64	
	VOTMP2(2)		Ta=+25°C	3.3	1.37	1.39	1.40	V
	VOTMP2(3)		Ta=+85°C	3.3	1.14	1.16	1.17	
sensitivity	Vsen2		Ta=-40 to +85°C	2.0 to 5.5	-3.81	-3.77	-3.72	mV/°C
Absolute accuracy (Note 10-1)	ETTMP2	Vref=2[V]	Ta=(60±10) °C (Note 10-4)	2.0 to 5.5		±2.5	±5	°C
(Note 10-2)			Ta=-40 to +85°C	2.0 to 5.5		±5	±10	

Note 10-1: There are cases when the absolute accuracy specification value is exceeded when a large current flows through the ports.

Note 10-2: Including error of AD Converter.

Note 10-3: When using the Temperature sensor 60°C 2-diodes reference register D2TL/ D2TH.

Note 10-4: When using the Temperature sensor 60°C 4-diodes reference register D4TL/ D4TH.

					Specification			
Parameter	Symbol	Pin / Remarks	Conditions	Option Selected Voltage	min	typ	max	unit
POR release voltage	PORRL		Option selected (Note 11-1)	1.67V	1.10		1.79	
Detection voltage unpredictable area	POUKS		See Fig. 8. (Note 11-2)			0.7	0.95	V
Power supply rise time	PORIS		Power startup time from VDD=0V to 1.6V				100	ms

Power-on Reset (POR) Characteristics at Ta = -40 °C to +85 °C, $V_{SS}1 = V_{SS}2 = 0$ V

Note 11-1: The POR release voltage can be selected when the low-voltage detection feature is deselected. Note 11-2: There is an unpredictable area before the transistor starts to turn on.

Low Voltage Detection Reset (LVD) Characteristics at Ta = -40 °C to +85 °C, $V_{SS}1 = V_{SS}2 = 0$ V

					Specification				
Parameter	Symbol	Pin / Remarks	Conditions	Option Selected Voltage	min	typ	max	unit	
LVD reset voltage	LVDET	'DET	Option selected	1.91V	1.81	1.91	2.01		
(Note 12-2)			See Fig. 9.	2.01V	1.91	2.01	2.11		
l			(Note 12-1) 2.31V (Note 12-3) 2.51V	2.31V	2.21	2.31	2.41	v	
				2.51V	2.41	2.51	2.61		
				2.81V	2.71	2.81	2.93		
				3.79V	3.69	3.79	3.92		
				4.28V	4.18	4.28	4.41		
LVD voltage hysteresis	LVHYS	VHYS		1.91V		55			
				2.01V		55		mV	
				2.31V		55			
				2.51V		55			
				2.81V		60			
				3.79V		65			
				4.28V		65			
Detection voltage unpredictable area	LVUKS		See Fig. 9. (Note 12-4)			0.7	0.95	V	
Minimum low voltage detection width (response sensitivity)	TLVDW		LVDET-0.5V See Fig. 10.		0.2			ms	

Note 12-1: The LVD reset voltage can be selected from 7 levels when the low-voltage detection feature is selected.

Note 12-2: The hysteresis voltage is not included in the LVD reset voltage specification value.

Note 12-3: There are cases when the LVD reset voltage specification value is exceeded when a greater change in the output level or large current is applied to the port.

Note 12-4: There is an unpredictable area before the transistor starts to turn on.

Consumption Current Characteristics at Ta = -40°C to +85°C, $V_{SS}1$ = $V_{SS}2$ = 0V

Doromotor	Symbol	Pin / Remarks	Conditions		Specification			
Parameter			Conditions	V _{DD} [V]	min	typ	max	unit
Normal mode consumption current	IDDOP(1)	V _{DD} 1	 FmCF=8MHz ceramic oscillation mode System clock set to 8MHz mode Internal low-/medium-speed RC oscillation 	2.2 to 5.5		3.8	5.2	
(Note 13-1) (Note 13-2)			stopped • Internal high-speed RC oscillation stopped • Frequency division ratio set to 1/1	2.2 to 3.6		2.2	2.9	
	IDDOP(2)		FmCF=4MHz ceramic oscillation mode System clock set to 4MHz mode Internal low-/medium-speed RC oscillation	1.8 to 5.5		2.1	3.5	
			stopped • Internal high-speed RC oscillation stopped • Frequency division ratio set to 1/1	1.8 to 3.6		1.1	1.7	
	IDDOP(3)		 FsX'tal=32.768kHz crystal oscillation mode Internal low-speed RC oscillation stopped System clock set to internal medium-speed RC 	1.8 to 5.5		0.23	0.39	mA
			 System clock set to internal medium-speed RC oscillation mode Internal high-speed RC oscillation stopped Frequency division ratio set to 1/2 	1.8 to 3.6		0.13	0.19	
	IDDOP(4)		 FsX'tal=32.768kHz crystal oscillation mode Internal low-/medium-speed RC oscillation stopped 	1.8 to 5.5		2.7	3.6	
			 System clock set to internal high-speed RC oscillation mode Frequency division ratio set to 1/1 	1.8 to 3.6		1.7	2.3	
	IDDOP(5)		 External oscillation FsX'tal/FmCF stopped System clock set to internal low-speed RC oscillation mode 	1.8 to 5.5		10	42	
			 Internal medium-speed RC oscillation stopped Internal high-speed RC oscillation stopped Frequency division ratio set to 1/1 	1.8 to 3.6		6	21	
	IDDOP(6)		 FsX'tal=32.768kHz crystal oscillation mode System clock set to 32.768kHz mode Internal low-/medium-speed RC oscillation 	1.8 to 5.5		46	101	μA
			 Internal high-speed RC oscillation stopped Frequency division ratio set to 1/2 	1.8 to 3.6		16	40	

Continued on next page.

Parameter	Symbol	Pin /	Conditions			Specifi	cation	
Parameter	Symbol	Remarks	Conditions	V _{DD[} V]	min	Тур	max	unit
HALT mode consumption current	IDDHALT(1)	V _{DD} 1	HALT mode • FmCF=8MHz ceramic oscillation mode • System clock set to 8MHz mode	2.2 to 5.5		2.0	3.2	
(Note 13-1) (Note 13-2)			 Internal low-/medium-speed RC oscillation stopped Internal high-speed RC oscillation stopped Frequency division ratio set to 1/1 	2.2 to 3.6		1.0	1.6	
	IDDHALT(2)		HALT mode • FmCF=4MHz ceramic oscillation mode • System clock set to 4MHz mode	1.8 to 5.5		1.2	2.4	
			 Internal low-/medium-speed RC oscillation stopped Internal high-speed RC oscillation stopped Frequency division ratio set to 1/1 	1.8 to 3.6		0.5	1.0	mA
	IDDHALT(3)		HALT mode • FsX'tal=32.768kHz crystal oscillation mode • Internal low-speed RC oscillation stopped	1.8 to 5.5		0.12	0.25	ША
			 System clock set to internal medium-speed RC oscillation mode Internal high-speed RC oscillation stopped Frequency division ratio set to 1/2 	1.8 to 3.6		0.06	0.11	
IDDHA	IDDHALT(4)		HALT mode • FsX'tal=32.768kHz crystal oscillation mode • Internal low-/medium-speed RC oscillation	1.8 to 5.5		1.1	1.7	
			 stopped System clock set to internal high-speed RC oscillation mode Frequency division ratio set to 1/1 	1.8 to 3.6		0.7	1.0	
	IDDHALT(5)		HALT mode • External oscillation FsX'tal/FmCF stopped • System clock set to internal low-speed RC oscillation mode	1.8 to 5.5		3.8	37	
			 Internal medium-speed RC oscillation stopped Internal high-speed RC oscillation stopped Frequency division ratio set to 1/1 	1.8 to 3.6		2.4	17	μΑ
	IDDHALT(6)		HALT mode • FsX'tal=32.768kHz crystal oscillation mode • System clock set to 32.768kHz mode	1.8 to 5.5		42	97	
			 Internal low-/medium-speed RC oscillation stopped Internal high-speed RC oscillation stopped Frequency division ratio set to 1/2 	1.8 to 3.6		13	38	
HOLD mode	IDDHOLD(1)	V _{DD} 1	HOLD mode	1.8 to 5.5		0.023	33.2	
consumption	ļ	4		1.8 to 3.6		0.012	14.2	
current (Note 13-1)	IDDHOLD(2)		HOLD mode	1.8 to 5.5		1.09	26.9	
(Note 13-2)			LVD option selected	1.8 to 3.6		0.86	11.8	
Timer HOLD	IDDHOLD(3)	V _{DD} 1	Timer HOLD mode • FsX'tal=32.768kHz crystal oscillation mode	1.8 to 5.5		39	94	μA
mode consumption		4		1.8 to 3.6		12	36	
current	IDDHOLD(4)		 Timer HOLD mode FmSRC=30kHz internal low-speed RC 	1.8 to 5.5		0.63	34	
(Note 13-1) (Note 13-2)			oscillation mode	1.8 to 3.6		0.53	15	

Note 13-1: The consumption current value includes none of the currents that flow into the output transistors and internal pull-up resistors.

Note 13-2: Unless otherwise specified, the consumption current for the LVD circuit is not included.

Parameter	Symbol	Pin/Remarks	Conditions		Specification				
				V _{DD} [V]	min	typ	max	unit	
Onboard programming current	IDDFW(1)	V _{DD} 1	Excluding power dissipation in the microcontroller block	2.2 to 5.5		5	10	mA	
Programming	tFW(1)		Erasing time			20	30	ms	
time	tFW(2)		Programming time	2.2 to 5.5		40	60	μS	

F-ROM Programming Characteristics at $Ta = +10^{\circ}C$ to $+55^{\circ}C$, $V_{SS}1 = V_{SS}2 = 0V$