imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



CMOS LSI 8-bit Microcontroller with USB Full-Speed Host/Device Controller 128K-byte Flash ROM / 8192-byte RAM / 48-pin

Feature

- USB 2.0 Full Speed Host/Device Controller × 2 ports
- Digital Audio Interface
- Infrared Remote Control Receiver
- 12-bit ADC × 12 channels
- USB Voltage Regulator Integrated
- Power-ON Reset/Low-Voltage Detect Reset

Function Descriptions

- 1) Ports
 - I/O ports 31
 - USB ports 4 (UAD+, UAD–, UBD+, UBD–)
 - Power supply pins 6 (VSS1 to 3, VDD1 to 3)
- 2) Timers \times 7 channels
 - Timer 0 : 16-bit timer/counter with 2 capture registers.
 - Timer 1 : 16-bit timer/counter that supports PWM/toggle output
 - Timer 4 : 8-bit timer with a 6-bit prescaler
 - Timer 5 : 8-bit timer with a 6-bit prescaler
 - Timer 6 : 8-bit timer with a 6-bit prescaler (with toggle outputs)
 - Timer 7 : 8-bit timer with a 6-bit prescaler (with toggle outputs)
 - Base timer for Watch (32.768kHz crystal oscillation)
- 3) SIO \times 5 channels
 - SIO0 : Synchronous serial interface
 - Automatic continuous data transmission
 - SIO1 : 8-bit asynchronous/synchronous serial interface
 - SIO4 : CRC16 calculator circuit built in
 - SMIIC0 : Single-master I²C/8-bit synchronous SIO
 - SMIIC1 : Single-master I²C/8-bit synchronous SIO
- 4) Full Duplex UART
 - SCUART2 : 8-level receive FIFO buffer
- 5) PWM: Variable frequency 12-bit PWM $\times\,2$ channels
- 6) USB Controller
 - Host : Supports Full-Speed and Low-Speed
 - Device : Supports up to 9 endpoints. Full-Speed.
- 7) Digital Audio Interface
 - fs : 8kHz/11.025kHz/12kHz/16kHz/22.05kHz/24kHz/32kHz/44.1kHz/48kHz/96kHz
 - Left justified/right justified/ I²S format selectable
- 8) Infrared Remote Controller Receiver
 - Supports data encoding systems such as PPM and Manchester encoding.

Application


• iPod/iPhone Docking Station


* iPod and iPhone are trademarks of Apple Inc., registered in the U.S. and other countries.


* This product is licensed from Silicon Storage Technology, Inc. (USA).

ORDERING INFORMATION

See detailed ordering and shipping information on page 36 of this data sheet.







1

Pin Assignment (Top view) 2 (CF1, CF2)

2 (UFILT, AFILT)

6 (VSS1 to 3, VDD1 to 3)

1 (XT1)

1 (RES)

1 (OWP0)

31 (P00 to P07, P10 to P17, P20 to P24, P30 to P32,

P70 to P73, PWM0, PWM1, XT2)

4 (UAD+, UAD-, UBD+, UBD-)

Ports	
-------	--

- I/O ports
- USB ports
- Dedicated oscillator ports
- Input-only port (also used for the oscillator)
- PLL filter pins
- Reset pin
- Debugger-dedicated pin
- Power supply pins
- Timers
 - Timer 0 : 16-bit timer/counter with 2 capture registers
 - Mode 0 : 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers) \times 2 channels Mode 1 : 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers) + 8-bit counter
 - (with two 8-bit capture registers) + 8-bit count (with two 8-bit capture registers) + 8-bit count
 - Mode 2 : 16-bit timer with an 8-bit programmable prescaler (with two 16-bit capture registers)
 - Mode 3 : 16-bit counter (with two 16-bit capture registers)
 - Timer 1 : 16-bit timer/counter that supports PWM/toggle output
 - Mode 0 : 8-bit timer with an 8-bit prescaler (with toggle output) + 8-bit timer/counter with an 8-bit prescaler (with toggle output)
 - Mode 1 : 8-bit PWM with an 8-bit prescaler \times 2 channels
 - Mode 2 : 16-bit timer/counter with an 8-bit prescaler (with toggle output) (Toggle output also possible from low-order 8 bits.)
 - Mode 3 : 16-bit timer with an 8-bit prescaler (with toggle output) (Low-order 8 bits can be used as a PWM output.)
 - Timer 4 : 8-bit timer with a 6-bit prescaler
 - Timer 5 : 8-bit timer with a 6-bit prescaler
 - Timer 6 : 8-bit timer with a 6-bit prescaler (with toggle output)
 - Timer 7 : 8-bit timer with a 6-bit prescaler (with toggle output)
 - Base timer
 - <1> The clock can be selected from among a subclock (32.768 kHz crystal oscillator), low-speed RC oscillator clock, system clock, and timer 0 prescaler output.
 - <2> Interrupts programmable in 5 different time schemes.

Serial Interfaces

- SIO0 : Synchronous serial interface
 - <1> LSB first/MSB first selectable
 - <2> Transfer clock cycle : 4/3 to 512/3 tCYC
 - <3> Continuous automatic data transmission (1 to 256 bits can be specified in 1-bit units) (Suspension and resumption of data transfer possible in 1-byte units)
- SIO1 : 8-bit asynchronous/synchronous serial interface
 - Mode 0 : Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clock)
 - Mode 1 : Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrate)
 - Mode 2 : Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clock)
 - Mode 3 : Bus mode 2 (start detection, 8 data bits, stop detection)
- SIO4 : Synchronous serial interface
 - <1> LSB first/MSB first selectable
 - <2> Transfer clock cycle : 4/3 to 1020/3 tCYC
 - <3> Continuous automatic data transmission (1 to 8192 bytes can be specified in 1-byte units) (Suspension and resumption of data transmission possible in 1-byte units or in word units)
 - <4> Clock polarity can be selected.
 - <5> CRC16 calculator circuit built- in
- SMIIC0 : Single-master I²C/8-bit synchronous SIO
 - Mode 0 : Communication in single-master mode.
 - Mode 1 : 8-bit synchronous serial I/O (data MSB first)

• SMIIC1 : Single-master I²C/8-bit synchronous SIO Mode 0 : Communication in single-master mode.

Mode 1 : 8-bit synchronous serial I/O (data MSB first)

- Full Duplex UART
 - SCUART2
 - <1> Data length : 7/8 bits selectable
 - <2> Stop bits : 1/2 bits selectable
 - <3> Parity bits : None/even parity/odd parity selectable
 - <4> Baudrate : 8/3 to 8192/3 tCYC
 - <5> LSB first/MSB first mode selectable
 - <6> Capable of Smart card interface
 - <7> 8-level receive FIFO buffer
- ■16-bit Cyclic Redundancy Check (CRC) Calculator
 - <1> User-programmable CRC polynomial equation
 - <2> 1 to 256 bytes can be specified
 - <3> LSB first/MSB first selectable
- AD Converter: 12 bits × 12 channels
- PWM: Variable frequency 12-bit PWM × 2 channels
- Infrared Remote Control Receiver Circuit
 - <1> Noise rejection function (noise filter time constant: Approx. 120µs when the 32.768 kHz crystal oscillator is selected as the reference clock)
 - <2> Supports data encoding systems such as PPM (Pulse Position Modulation) and Manchester encoding.
 - <3> X'tal HOLD mode release function

■ USB Interface

- Host Controller × 2 ports
 - <1> Supports Full-Speed (12 Mbps) and Low-Speed (1.5 Mbps) operation.
 - <2> Supports four transfer types (control transfer, bulk transfer, interrupt transfer, and isochronous transfer).
- Device Controller
 - <1> Supports Full-Speed operation.
 - <2> Supports up to 9 endpoints

En	ndpoint	EP0	EP1	EP2	EP3	EP4	EP5	EP6	EP7	EP8
Transfer	Control	0	-	-	-	-	-	-	-	-
Туре	Bulk	-	0	0	0	0	0	0	0	0
	Interrupt	-	0	0	0	0	0	0	0	0
	Isochronous	-	0	0	0	0	0	0	0	0
Max. paylo	bad	64	64	64	64	64	64	64	1023	1023

Audio Interface

- <1> Sampling frequencies (fs) : 8 kHz/11.025 kHz/12 kHz/16 kHz/22.05 kHz/24 kHz/32 kHz/44.1 kHz/48 kHz/96kHz
- <2> Master clock : 256 fs/384 fs
- <3> Bit clock : 48 fs/64 fs
- <4> Data bit length : 16 bits/18 bits/20 bits/24 bits
- <5> LSB first/MSB first selectable.
- <6> Left justified/right justified/l²S format selectable
- Watchdog Timer
 - Internal counter watchdog timer
 - <1> Capable of generating an internal reset on an overflow of the timer running on the low-speed RC oscillator clock, or subclock.
 - <2> Operation in HALT/HOLD mode can be selected from among "continue count operation," "suspend operation," and "retain the count value."

- Clock Output Function
 - <1> Can output a clock with a clock rate of 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, or 1/64 of the source oscillator clock selected as the system clock.
 - <2> Can output the source oscillator clock for the subclock.
- Interrupts
 - 49 sources, 10 vectors
 - <1> Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt request of the level equal to or lower than the current interrupt level is not accepted.
 - <2> When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the lowest vector address is given priority.

No.	Vector	Level	Interrupt Source
1	00003H	X or L	INTO
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4/UHC-A bus active/UHC-B bus active/USB bus active/remote control receive
4	0001BH	H or L	INT3/INT5/base timer/AIF asynchronous counter
5	00023H	H or L	T0H/INT6/UHC-A device connected, disconnected, resumed/SMIIC1
6	0002BH	H or L	T1L/T1H/INT7/AIF start/SMIIC0/UHC-B device connected, disconnected, resumed/ AIF FIFO empty
7	00033H	H or L	SIO0/USB bus reset/USB suspend/SCUART2 receive completed/SCUART2 receive FIFO full
8	0003BH	H or L	SIO1/SIO4/USB endpoint/USB-SOF/ SCUART2 buffer empty/SCUART2 transmission completed/AIF end
9	00043H	H or L	ADC/T6/T7/UHC-ACK/UHC-NAK/UHC error/UHC-STALL
10	0004BH	H or L	Port 0/PWM0/PWM1/T4/T5/UHC-SOF/CRC

• Priority levels X > H > L

- When interrupts of the same level occur at the same time, the interrupt with the lowest vector address is given priority.
- Subroutine Stack Levels : Up to 4096 levels (The stack is allocated in RAM.)
- High-speed Multiplication/Division Instructions
 - 16 bits × 8 bits (5 tCYC execution time)
 - 24 bits × 16 bits (12 tCYC execution time)
 - 16 bits ÷ 8 bits (8 tCYC execution time)
 - 24 bits ÷ 16 bits (12 tCYC execution time)

Oscillator Circuit and PLL

- Medium-speed RC oscillator circuit (internal): For system clock (approx. 1 MHz)
- : For system clock, timer, and watchdog timer (approx. 30 kHz) • Low-speed RC oscillator circuit (internal) : For system clock
- CF oscillator circuit
- Crystal oscillator circuit
- PLL circuit (internal)

- : For system clock and time-of-day clock
- : For USB interface (see Fig. 5) and audio interface (see Fig. 6)
- Internal Reset Functions
 - Power-on reset (POR) function
 - <1> POR is activated at power-on.
 - <2> POR release voltage can be selected from 8 levels (1.67V, 1.97V, 2.07V, 2.37V, 2.57V, 2.87V, 3.86V, and 4.35V) by setting options.
 - Low voltage detection reset (LVD) function
 - <1> LVD and POR functions are combined to generate resets when power is turned on and when power voltage falls below a threshold level.
 - <2> The use/disuse of the LVD function and the low voltage threshold level (7 levels: 1.91V, 2.01V, 2.31V, 2.51V, 2.81V, 3.79V, and 4.28V) can be selected by setting options.

Standby Function

- HALT mode : Halts instruction execution while allowing the peripheral circuits to continue operation.
 - (1) Oscillators do not stop automatically.
 - (2) There are three ways of releasing HOLD mode.
 - <1> Setting the reset pin to a low level.
 - <2> Generating a reset signal by watchdog timer or low-voltage detection
 - <3> Occurrence of an interrupt
- HOLD mode : Suspends instruction execution and operation of the peripheral circuits.
 - (1) The PLL, CF, RC and crystal oscillators automatically stop operation.
 - Note : Low-speed RC oscillator is controlled directly by the watchdog timer and its oscillation in standby mode is also controlled.
 - (2) There are five ways of releasing HOLD mode.
 - <1> Setting the reset pin to a low level
 - <2> Generating a reset signal by the watchdog timer or low-voltage detection
 - <3> Establishing an interrupt source at one of INT0, INT1, INT2, INT4, and INT5 pins
 - * INT0 and INT1 HOLD mode release is available only when level detection is configured.
 - <4> Establishing an interrupt source at port 0
 - <5> Establishing an bus active interrupt source in the USB host control circuit
- X'tal HOLD mode : Suspends instruction execution and the operation of the peripheral circuits except the base timer and infrared remote control receiver circuit.
 - (1) The PLL, CF and RC oscillators automatically stop operation.
 - Note : Low-speed RC oscillator is controlled directly by the watchdog timer and its oscillation in standby mode is also controlled.
 - Note : The low-speed RC oscillator retains the state that is established on entry into X'tal HOLD mode if the base timer is running with the low-speed RC oscillator selected as the base timer input clock source.
 - (2) The state of crystal oscillator established when the X'tal HOLD mode is entered is retained.
 - (3) There are seven ways of releasing X'tal HOLD mode.
 - <1> Setting the reset pin to a low level
 - <2> Generating a reset signal by the watchdog timer or low-voltage detection
 - <3> Establishing an interrupt source at one of INT0, INT1, INT2, INT4, and INT5 pins
 - * INT0 and INT1 X'tal HOLD mode release is available only when level detection is configured.
 - <4> Establishing an interrupt source at port 0
 - <5> Establishing an interrupt source in the base timer circuit
 - <6> Establishing an interrupt source in the infrared remote control receiver circuit
 - <7> Establishing an bus active interrupt source in the USB host control circuit
- Package Form
 - SQFP48(7×7) Pb-Free and Halogen Free product
- Development Tools
 - On-chip debugger : TCB87-Type C (1-wire communication cable) + LC87F17C8A
- Flash ROM Programming Board

Package	Programming Board
SQFP48 (7×7)	W87F55256SQ

Flash ROM Programmer

Make		Model	Supported Version	Device
Flash Support Group Company (FSG)	Single	AF9709C	Rev. 03.28 or later	87F128JU
Flash Support Group Company (FSG)	Onboard	AF9101/AF9103 (main unit) (FSG model)		
+ Our company (Note 1)	single/ganged	SIB87 Type C (interface driver) (Our company model)	(Note 2)	LC87F17C8A
	Single/ganged	SKK/SKK Type C (SanyoFWS)	Application version 1.08 and later	
Our company	Onboard single/ganged	SKK-DBG Type C (SanyoFWS)	Chip data version 2.47 and later	LC87F17C8

(Further information on the AF series)

Flash Support Group Company (TOA ELECTRONICS, Inc.) Phone: 053-459-1050 E-mail: sales@j- fsg.co.jp


Note 1 : PC-less standalone onboard programming is possible using the FSG onboard programmer (AF9101/AF9103) and the serial interface driver (SIB87 Type C) provided by our company in pair.

Note 2 : Dedicated programming device and program are required depending on the programming conditions. Contact our company or FSG if you have any questions or difficulties regarding this matter. **Package Dimensions**

unit : mm

SPQFP48 7x7 / SQFP48


CASE 131AJ ISSUE A



NOTE: The measurements are not to guarantee but for reference only.

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Pin Assignment




SQFP48(7×7) (Pb-Free and Halogen Free product)

SQFP48	NAME
1	P73/INT3/T0IN/RMIN
2	RES
3	XT1/AN10
4	XT2/AN11
5	V _{SS} 1
6	CF1
7	CF2
8	V _{DD} 1
9	P10/SO0
10	P11/SI0/SB0
11	P12/SCK0
12	P13/SO1/SM1CK
13	P14/SI1/SB1/SM1DA
14	P15/SCK1/SM0DO/SM1DO
15	P16/T1PWML/SM0DA
16	P17/T1PWMH/BUZ/SM0CK
17	PWM1/MCLKI
18	PWM0/MCLKO
19	V _{DD} 2
20	V _{SS} 2
21	P00/AN0/SDATI
22	P01/AN1
23	P02/AN2/SDAT_IN
24	P03/AN3/BCLK_IN

SQFP48	NAME
25	P04/AN4/LRCK_IN
26	P05/AN5/CKO/SDAT
27	P06/AN6/T6O/BCLK
28	P07/AN7/T7O/LRCK
29	P20/INT4/INT6
30	P21/INT4
31	P22/INT4/SO4
32	P23/INT4/SI4
33	P24/INT7/SCK4
34	OWP0
35	UBD-
36	UBD+
37	UAD-
38	UAD+
39	V _{DD} 3
40	V _{SS} 3
41	UFILT
42	AFILT
43	P32/INT5
44	P31/SCURX/INT5
45	P30/SCUTX/INT5
46	P70/INT0/T0LCP/AN8
47	P71/INT1/T0HCP/AN9
48	P72/INT2/T0IN

System Block Diagram



Pin Description

Pin Name	I/O			D	escription				Option
V _{SS} 1, V _{SS} 2, V _{SS} 3	-	_power supp	_power supply						
V _{DD} 1, V _{DD} 2	-	+power supp	+power supply						
V _{DD} 3	-	USB referen	USB reference voltage						
Port 0	I/O	• 8-bit I/O po	rt						Yes
P00 to P07	10	 I/O can be Pull-up resi HOLD relea Port 0 inter Pin function AD conv P00 : au P02 : au P03 : au P04 : au 	specified in 1-b stors can be tur ase input rupt input is verter input port idio interface SI idio through SD idio through BC idio through LR	rned on and off : AN0 to AN7 (F DAT input AT input LK input	P00 to P07)				
		P06 : Ti	mer 6 toggle ou	tput / audio inte	rface BCLK I/O				
		P07 : Tii	mer 7 toggle ou	tput / audio inte	rface LRCK I/O				
Port 1	I/O	• 8-bit I/O po	rt specified in 1-b						Yes
P10 to P17	1/0	Pull-up resi Pin function P10 : SI P11 : SI P12 : SI P13 : SI P14 : SI P15 : SI SM P16 : Time	stors can be turns O0 data output O0 data input / O0 clock I/O O1 data output O1 data input / O1 clock I/O / S IIIC1 data outpumer 1 PWML or mer 1 PWMH o	rned on and off bus I/O / SMIIC1 clock / bus I/O / SMIIC SMIIC0 data outp ut (used in 3-wir utput / SMIIC0 b	I/O 1 bus I/O / data ir put (used in 3-wir	e SIO mode) / t			Yes
P20 to P24		 I/O can be Pull-up resi Pin functior P20 to F P20 : IN P22 : SI P23 : SI P24 : IN 	specified in 1-b stors can be tun s 223 : INT4 input timer 0L ca T6 input / timer O4 data I/O O4 data I/O	rned on and off : / HOLD release pture input / tim OL capture 1 inp OH capture 1 inp	e input / timer 1 e er 0H capture inp	ut			
			Rising	Falling	Rising & Falling	H Level	L Level]	
		INT4	Enable	Enable	Enable	Disable	Disable		
		INT6	Enable	Enable	Enable	Disable	Disable	1	
			LIADIC	LIIUDIC	Linabic	Disable	Disabic		

Pin Name	I/O		Description						
Port 3	I/O	 · 3-bit I/O po · I/O can be 	rt specified in 1-bi	t units				Yes	
P30 to P32		Pull-up res	istors can be tur	ned on and off i	n 1-bit units.				
		 Pin function 	าร						
		P30 to F			e input / timer 1 e	-			
		D20 · S(timer 0L ca CUART2 transm	-	er 0H capture inp	ut			
			CUART2 transif						
			knowledge type						
			Rising	Falling	Rising & Falling	H Level	L Level		
		INT5	Enable	Enable	Enable	Disable	Disable		
Port 7	I/O	• 4-bit I/O po	rt specified in 1-bi	t unite				No	
P70 to P73			istors can be tur		n 1-bit units.				
		Pin function							
		P70 : IN	T0 input / HOLE) release input /	timer 0L capture	input			
			-	-	timer 0H capture	-			
			•	•	timer 0 event inp				
					1 clock counter in / timer 0 event in				
					mote control rec				
			verter input port:	-		sirer input			
		Interrupt ac	knowledge type	S					
			Rising	Falling	Rising & Falling	H Level	L Level		
		INT0	Enable	Enable	Disable	Enable	Enable		
		INT1	Enable	Enable	Disable	Enable	Enable		
		INT2	Enable	Enable	Enable	Disable	Disable		
		INT3	Enable	Enable	Enable	Disable	Disable		
PWM0	I/O	PWM0 and I	PWM1 output po	ort				No	
PWM1		General-pur	pose input port						
		Pin function	าร						
			Audio interface		•				
UAD-	I/O	PWM1 : USB-A port	Audio interface	master clock in	put			No	
UAD+									
UBD-	I/O	USB-B port	data I/O pin					No	
UBD+ UFILT	I/O	USB interfac	e PLL filter circ	uit connection o	in (see Fig 5)			No	
AFILT	I/O		ice PLL filter circ					No	
RES	I/O		et input / interna		()			No	
XT1	1	• 32.768 kHz	crvstal resonat	or input				No	
	·	 Pin function General 	32.768 kHz crystal resonator input Pin functions General-purpose input port AD converter input port: AN10						
XT2	I/O		crystal resonat					No	
		Pin function	าร						
		General	-purpose I/O po	rt					
			verter input port:						
CF1	I	Ceramic/cry	stal resonator in	put				No	
CF2	0	Ceramic/cry	stal resonator o	utput				No	
OWP0	I/O	Dedicated d	ebugger port					No	

On-chip Debugger Pin Treatment

For the treatment of the on-chip debugger pins, refer to the separately available documents entitled "RD87 On-chip Debugger Installation Manual."

Recommended Unused Pin Treatment

Pin Name	Recommended Un	used Pin Treatment
Pin Name	Board	Software
P00 to P07	Open	Set output low.
P10 to P17	Open	Set output low.
P20 to P24	Open	Set output low.
P30 to P32	Open	Set output low.
P70 to P73	Open	Set output low.
PWM0, PWM1	Open	Set output low.
UAD+, UAD-	Open	Set output low.
UBD+, UBD-	Open	Set output low.
XT1	Pull-down with a resistor of $100k\Omega$ or lower.	-
XT2	Open	Set output low.
OWP0	Pull-down with a 100k Ω resistor.	-

Port Output Types

The table below lists the type of port output and the presence/absence of a pull-up resistor. Data can be read into any input port even if it is in output mode.

Port Name	Option Selected in Units of	Option Type	Output Type	Pull-up Resistor
P00 to P07	1 bit	1	CMOS	Programmable
P10 to P17		2	N-channel open drain	Programmable
P20 to P24				
P30 to P32				
P70	-	No	N-channel open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
PWM0, PWM1	-	No	CMOS	No
UAD+, UAD-	-	No	CMOS	No
UBD+, UBD-				
XT1	-	No	Input only	No
XT2	-	No	32.768kHz crystal resonator output	No
			(N-channel open drain when in	
			general-purpose output mode)	

User Option Table

Option Name	Option to be Applied on	Flash-ROM Version	Option Selected in Units of	Option Selection
Port output type	P00 to P07	0	1 bit	CMOS
	P00 to P07	0	1 Dit	N-channel open drain
	D10 1 D17	0	4.1.1	CMOS
	P10 to P17	0	1 bit	N-channel open drain
		0	4.1.1	CMOS
	P20 to P24	0	1 bit	N-channel open drain
		0	4.1.1	CMOS
	P30 to P32	0	1 bit	N-channel open drain
Program start		0		00000h
address	-	0	-	1FE00h
USB regulator		0		Use
	USB regulator	0	-	Non-use
	USB regulator	0		Use
	(HOLD mode)	0	-	Non-use
	USB regulator			Use
	(HALT mode)	0	-	Non-use
Low-voltage	Detection function	0		Enable : Use
detection reset	Detection function	0	-	Disable : Non-use
function	Detection level	0	-	7 levels
Power-on reset function	Power-on reset level	0	-	8 levels

USB Reference Power Option

When a voltage 4.5 to 5.5V is supplied to V_{DD1} and the internal USB reference voltage circuit is activated, the reference voltage for USB port output is generated. The active/inactive state of the reference voltage circuit can be switched by selecting an option. The procedure for making the option selection is described below.

		(1)	(2)	(3)	(4)
Orting orthings	USB regulator	Use	Use	Use	Non-use
Option settings	USB regulator at HOLD mode	Use	Non-use	Non-use	Non-use
	USB regulator at HALT mode	Use	Non-use	Use	Non-use
	Normal mode	Active	Active	Active	Inactive
Reference voltage circuit state	HOLD mode	Active	Inactive	Inactive	Inactive
	HALT mode	Active	Inactive	Active	Inactive


• When the USB reference voltage circuit is made inactive, the level of the reference voltage for the USB port output is equal to V_{DD}1.

• Selection (2) or (3) can be used to set the reference voltage circuit inactive in HOLD or HALT mode.

• When the reference voltage circuit is activated, the current drain increases by approximately 100µA compared with when the reference voltage circuit is inactive.


Example 1 : VDD1=VDD2=3.3V

- Inactivating the reference voltage circuit (selection (4)).
- Connecting VDD3 to VDD1 and VDD2.



Example 2 : VDD1=VDD2=5.0V

- Activating the reference voltage circuit (selection (1)).
- Isolating $V_{DD}3$ from $V_{DD}1$ and $V_{DD}2$, and connecting capacitor between $V_{DD}3$ and V_{SS} .



Absolute Maximum Ratings at Ta = 25°C	$V_{SS1} = V_{SS2} = V_{SS3} = 0V$
---------------------------------------	------------------------------------

	Doromotor	Symphol	Din/Domostro	Conditions			Specif	ication	
	Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
	ximum supply age	V _{DD} max	V _{DD} 1, V _{DD} 2, V _{DD} 3	V _{DD} 1=V _{DD} 2=V _{DD} 3		-0.3		+6.5	
Inp	ut voltage	V _I (1)	XT1, CF1, RES			-0.3		V _{DD} +0.3	V
	ut/output age	V _{IO} (1)	Ports 0, 1, 2, 3, 7 PWM0, PWM1, XT2			-0.3		V _{DD} +0.3	v
	Peak output current	IOPH(1)	Ports 0, 1, 2	When CMOS output type is selectedPer 1 applicable pin		-10			
		IOPH(2)	PWM0, PWM1	Per 1 applicable pin		-20			
		IOPH(3)	Port 3 P71 to P73	 When CMOS output type is selected Per 1 applicable pin 		-5			
irrent	Average output current (Note 1-1)	IOMH(1)	Ports 0, 1, 2	When CMOS output type is selected Per 1 applicable pin		-7.5			
ut cui		IOMH(2)	PWM0, PWM1	Per 1 applicable pin		–15			
High level output current		IOMH(3)	Port 3 P71 to P73	When CMOS output type is selected Per 1 applicable pin		-3			
Hig	Total output current	ΣIOAH(1)	Ports 0, 2	Total current of all applicable pins		-25			
		ΣIOAH(2)	Port 1 PWM0, PWM1	Total current of all applicable pins		-25			
		ΣIOAH(3)	Ports 0, 1, 2 PWM0, PWM1	Total current of all applicable pins		-45			
		ΣIOAH(4)	Port 3 P71 to P73	Total current of all applicable pins		-10			
		ΣIOAH(5)	UAD+, UAD– UBD+, UBD–	Total current of all applicable pins		-50			mA
	Peak output current	IOPL(1)	P02 to P07 Ports 1, 2 PWM0, PWM1	Per 1 applicable pin				20	
		IOPL(2)	P00, P01	Per 1 applicable pin				30	
		IOPL(3)	Ports 3, 7 XT2	Per 1 applicable pin				10	
rent	Average output current (Note 1-1)	IOML(1)	P02 to P07 Ports 1, 2 PWM0, PWM1	Per 1 applicable pin				15	
ıt cur		IOML(2)	P00, P01	Per 1 applicable pin				20	
Low level output current		IOML(3)	Ports 3, 7 XT2	Per 1 applicable pin				7.5	
Low lev	Total output current	ΣIOAL(1)	Ports 0, 2	Total current of all applicable pins				45	
-		ΣIOAL(2)	Port 1 PWM0, PWM1	Total current of all applicable pins				45	
		ΣIOAL(3)	Ports 0, 1, 2 PWM0, PWM1	Total current of all applicable pins				80	
		ΣIOAL(4)	Ports 3, 7 XT2	Total current of all applicable pins				15	
		ΣIOAL(5)	UAD+, UAD– UBD+, UBD–	Total current of all applicable pins				50	

Note 1-1 : The average output current is an average of current values measured over 100ms intervals.

Continued from preceding page.

Describer	0 stat	Pin/Remarks	Conditions		Specification				
Parameter	Symbol			V _{DD} [V]	min	typ	max	unit	
Allowable power dissipation	Pd max	SQFP48(7×7)	Ta=-40 to +85°C				140	mW	
Operating ambient Temperature	Topr				-40		+85		
Storage ambient temperature	Tstg				-55		+125	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Allowable Operating Conditions at Ta = -40 °C to +85 °C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0$ V

D	0 set et					Specif	ication	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Operating	V _{DD} (1)	V _{DD} 1=V _{DD} 2=V _{DD} 3	0.245µs ≤ tCYC ≤ 200µs		3.0		5.5	
supply voltage (Note 2-1)			0.245µs ≤ tCYC ≤ 0.383µs USB circuit active.		3.0		5.5	
			0.490μs ≤ tCYC ≤ 200μs Except for onboard programming mode		2.7		5.5	
Memory retention supply voltage	VHD	V _{DD} 1=V _{DD} 2=V _{DD} 3	RAM and register contents are retained in HOLD mode		2.0		5.5	
High level input voltage	V _{IH} (1)	Ports 0, 1, 2, 3, 7 PWM0, PWM1		2.7 to 5.5	0.3V _{DD} +0.7		V _{DD}	V
	V _{IH} (2)	XT1, XT2, CF1, RES		2.7 to 5.5	0.75V _{DD}		V _{DD}	
Low level input voltage	V _{IL} (1)	Ports 1, 2, 3, 7		4.0 to 5.5	V _{SS}		0.1V _{DD} +0.4	
	V _{IL} (2)			2.7 to 4.0	V _{SS}		0.2V _{DD}	
	V _{IL} (3)	Port 0 PWM0, PWM1		4.0 to 5.5	V _{SS}		0.15V _{DD} +0.4	
	V _{IL} (4)			2.7 to 4.0	V _{SS}		0.2V _{DD}	
	V _{IL} (5)	XT1, XT2, CF1, RES		2.7 to 5.5	V _{SS}		0.25V _{DD}	
Instruction	tCYC			3.0 to 5.5	0.245		200	
cycle time (Note 2-2)			USB circuit active.	3.0 to 5.5	0.245		0.383	μS
· ·			Except for onboard programming mode	2.7 to 5.5	0.490		200	1.2

Note 2-1 : VDD must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.

Note 2-2 : Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Continued from preceding page.

Describer	0 stat	D's (Dama da	0			Specific	ation	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
External system clock frequency	FEXCF(1)	CF1	CF2 pin open System clock frequency division ratio =1/1 External system clock duty =50±5%	3.0 to 5.5	0.1		12	
			CF2 pin open System clock frequency division ratio =1/1 External system clock duty =50±5%	2.7 to 5.5	0.1		6	MHz
Oscillation frequency range (Note 2-3)	FmCF	CF1, CF2	12MHz ceramic oscillation mode See Fig. 1.	3.0 to 5.5		12		MHz
	FmRC		Internal medium-speed RC oscillation	2.7 to 5.5	0.5	1.0	2.0	
	FmSRC		Internal low-speed RC oscillation	2.7 to 5.5	15	30	60	
	FsX'tal	XT1, XT2	32.768kHz crystal oscillation mode See Fig. 2.	2.7 to 5.5		32.768		kHz

Note 2-3 : See Tables 1 and 2 for the oscillation constants.

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Parameter	Symbol	Pin/Remarks	Conditions			Specifica	ation	
Falameter	Symbol	Fill/Remaiks	Conditions	V _{DD} [V]	min	typ	max	unit
High level input current	I _{IH} (1)	Ports 0, 1, 2, 3, 7 RES PWM0, PWM1	Output disabled Pull-up resistor off VIN=VDD (Including output Tr's off leakage current)	2.7 to 5.5			1	
	I _{IH} (2)	XT1, XT2	Input port configuration VIN=VDD	2.7 to 5.5			1	
	I _{IH} (3)	CF1	V _{IN} =V _{DD}	2.7 to 5.5			15	
Low level input current	I _{IL} (1)	Ports 0, 1, 2, 3, 7 RES PWM0, PWM1	Output disabled Pull-up resistor off VIN=VSS (Including output Tr's off leakage current)	2.7 to 5.5	-1			μA
	I _{IL} (2)	XT1, XT2	Input port configuration VIN=VSS	2.7 to 5.5	-1			
	I _{IL} (3)	CF1	VIN=VSS	2.7 to 5.5	–15			
High level output voltage	V _{OH} (1)	Ports 0, 1, 2, 3 P71 to P73	I _{OH} =-1mA	4.5 to 5.5	V _{DD} -1			
	V _{OH} (2)		I _{OH} =-0.4mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (3)		I _{OH} =-0.2mA	2.7 to 5.5	V _{DD} -0.4			
	V _{OH} (4)	PWM0, PWM1 P05 to P07	I _{OH} =-10mA	4.5 to 5.5	V _{DD} -1.5			
	V _{OH} (5)	(Note 3-1)	I _{OH} =-1.6mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (6)		I _{OH} =-1mA	2.7 to 5.5	V _{DD} -0.4			
Low level output voltage	V _{OL} (1)	P00, P01	I _{OL} =30mA	4.5 to 5.5			1.5	.,
	V _{OL} (2)		I _{OL} =5mA	3.0 to 5.5			0.4	V
	V _{OL} (3)		I _{OL} =2.5mA	2.7 to 5.5			0.4	
	V _{OL} (4)	Ports 0, 1, 2 PWM0, PWM1	I _{OL} =10mA	4.5 to 5.5			1.5	
	V _{OL} (5)	XT2	I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (6)		I _{OL} =1mA	2.7 to 5.5			0.4	
	V _{OL} (7)	Ports 3, 7	I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (8)		I _{OL} =1mA	2.7 to 5.5			0.4	
Pull-up resistance	Rpu(1)	Ports 0, 1, 2, 3, 7	V _{OH} =0.9V _{DD}	4.5 to 5.5	15	35	80	
	Rpu(2)			2.7 to 4.5	18	50	150	kΩ
Hysteresis voltage	VHYS	RES Ports 1, 2, 3, 7		2.7 to 5.5		0.1V _{DD}		V
Pin capacitance	CP	All pins	For pins other than those under test : VIN=VSS f=1MHz Ta=25°C	2.7 to 5.5		10		pF

Note 3-1 : When the CKO system clock output function (P05) or the audio interface output function (P05 to P07) is used.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Serial I/O Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$ 1. SIO0 Serial I/O Characteristics (Note 4-1-1)

	D	arameter	Symbol	Pin/	Conditions			Specification		
	Pa	arameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	See Fig. 8.		2			
	ĺ	Low level	tSCKL(1)				1			
		pulse width								
		High level pulse width	tSCKH(1)				1			
	×		tSCKHA(1a)		 Continuous data transmission/ reception mode USB, AIF, SIO4, CRC not used at the same time. See Fig. 8. (Note 4-1-2) 		4			
	Input clock		tSCKHA(1b)		 Continuous data transmission/ reception mode USB used at the same time AIF, SIO4, CRC not used at the same time. See Fig. 8. (Note 4-1-2) 	2.7 to 5.5	7			tCYC
			tSCKHA(1c)		 Continuous data transmission/ reception mode USB, AIF, SIO4, CRC used at the same time. See Fig. 8. (Note 4-1-2) 		9			
clock		Frequency	tSCK(2)	SCK0(P12)	When CMOS output type is		4/3			
Serial clock		Low level pulse width	tSCKL(2)		selected. • See Fig. 8.			1/2		
S		High level pulse width	tSCKH(2)				1/2			tSCK
	ç	tSCKHA(22	tSCKHA(2a)		 Continuous data transmission/ reception mode USB, AIF, SIO4, CRC not used at the same time. When CMOS output type is selected. See Fig. 8. 		tSCKH(2) +2tCYC		tSCKH(2) + (10/3)tCYC	
	Output clock		tSCKHA(2b)		 Continuous data transmission/ reception mode USB used at the same time AIF, SIO4, CRC not used at the same time. When CMOS output type is selected. See Fig. 8. 	2.7 to 5.5	tSCKH(2) +2tCYC		tSCKH(2) + (19/3)tCYC	tCYC
			tSCKHA(2c)		 Continuous data transmission/ reception mode USB, AIF, SIO4, CRC used at the same time When CMOS output type is selected. See Fig. 8. 		tSCKH(2) +2tCYC		tSCKH(2) + (25/3)tCYC	

Note 4-1-1 : These specifications are theoretical values. Margins must be allowed according to the actual operating conditions.

Note 4-1-2 : In an application where the serial clock input is to be used in continuous data transmission/reception mode, the time from SIORUN being set when serial clock is high to the falling edge of the first serial clock must be longer than tSCKHA.

Con	tinue	ed from prece	ding page.		1						
	Do	rameter	Symbol	Pin/	Conditions		Specification				
	Fai	lameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
Serial input	Dat tim	ta setup e	tsDI(1)	SB0(P11), SI0(P11)	 Must be specified with respect to rising edge of SIOCLK See Fig. 8. 	2.7 to 5.5	0.03				
Ser	Dat	ta hold time	d time thDI(1)		0.03						
	Input clock	Output delay time		SO0(P10), SB0(P11)	Continuous data transmission/ reception mode (Note 4-1-3)				(1/3)tCYC +0.05	μs	
output	lnp		tdDO(2)		Synchronous 8-bit mode (Note 4-1-3)				1tCYC +0.05		
Serial	Serial o Output clock	tdDO(3) (Note 4-1-3)		2.7 to 5.5			(1/3)tCYC +0.05				

Note 4-1-3 : Must be specified with respect to falling edge of SIOCLK. Must be defined as the time up to the beginning of output state change in open drain output mode. See Fig. 8.

	D		0 stat	Pin/				Speci	fication	
	Ра	arameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
		Frequency	tSCK(3)	SCK1(P15)	See Fig. 8.		2			
	Input clock	Low level pulse width	tSCKL(3)			2.7 to 5.5	1			101/0
Serial clock	dul	High level pulse width	tSCKH(3)				1			tCYC
Serial	ĸ	Frequency	tSCK(4)	SCK1(P15)	()		2			
0,	Output clock	Low level pulse width	tSCKL(4)		selected. • See Fig. 8.	2.7 to 5.5	1/2			
	Out	High level pulse width	tSCKH(4)				1/2			tSCK
Serial input	Da	ta setup time	tsDI(2)	SB1(P14),• Must be specified withSI1(P14)respect to rising edge of	0.7 45 5 5	0.03				
Serial	Da	ta hold time	thDI(2)		SIOCLK. • See Fig. 8.	2.7 to 5.5	0.03			
Serial output	Ou tim	tput delay e	tdDO(4)	SO1(P13), SB1(P14)	 Must be specified with respect to falling edge of SIOCLK. Must be specified as the time up to the beginning of output state change in open drain output mode. See Fig. 8. 	2.7 to 5.5			(1/2)tCYC +0.05	μs

Note 4-2-1 : These specifications are theoretical values. Margins must be allowed according to the actual operating conditions.

3. SIO4 Serial I/O Characteristics (Note 4-3-1)

	Dor	ameter	Symbol	Pin/	Conditions		Specification					
				Remarks	Conditions	V _{DD} [V]	min	typ	max	unit		
	1	Frequency	tSCK(5)	SCK4(P24)	See Fig. 8.		2					
		Low level pulse width	tSCKL(5)				1					
		High level	tSCKH(5)				1					
		pulse width	tSCKHA(5a)		 USB, SIO0 continuous transfer mode, AIF, CRC not used at the same time. See Fig. 8. (Note 4-3-2) 		4					
	Input clock		tSCKHA(5b)		 USB used at the same time. SIO0 continuous transfer mode, AIF, CRC not used at the same time. See Fig. 8. (Note 4-3-2) 	2.7 to 5.5	7			tCYC		
			tSCKHA(5c)		 USB, SIO0 continuous transfer mode used at the same time. AIF, CRC not used at the same time. See Fig. 8. (Note 4-3-2) 		10					
clock		Frequency	tSCK(6)	SCK4(P24)	When CMOS output type is		4/3					
Serial clock		Low level pulse width High level	tSCKL(6)		selected. • See Fig. 8.			1/2	1	tSCK		
			tSCKH(6)				1/2			1304		
		pulse width	tSCKHA(6a)		 USB, SIO0 continuous transfer mode, AIF, CRC not used at the same time. When CMOS output type is selected. See Fig. 8. 		tSCKH(6) + (5/3)tCYC		tSCKH(6) + (10/3)tCYC			
			tSCKHA(6b) • USB used at the same time. • SIO0 continuous transfer mode, AIF, CRC not used at the same time. • When CMOS output type is selected. • See Fig. 8.	2.7 to 5.5	tSCKH(6) + (5/3)tCYC		tSCKH(6) + (19/3)tCYC	tCYC				
			tSCKHA(6c)		 USB, SIO0 continuous transfer mode used at the same time AIF, CRC not used at the same time. When CMOS output type is selected. See Fig. 8. 		tSCKH(6) + (5/3)tCYC		tSCKH(6) + (28/3)tCYC			

Note 4-3-1 : These specifications are theoretical values. Margins must be allowed according to the actual operating conditions.

Note 4-3-2 : In an application where the serial clock input is to be used, the time from SI4RUN being set when serial clock is high to the falling edge of the first serial clock must be longer than tSCKHA when continuous data transmission/reception is started.

Con	tinued from preced	ding page.							
	Devenueter			Pin/		Specificat			
	Parameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
t	Data setup time	tsDI(3)	SO4(P22),	Must be specified with respect		0.03			
Serial input	Data hold time	thDI(3)	SI4(P23) to rising edge of SIOCLK. • See Fig. 8.		2.7 to 5.5	0.03			
Serial output	Output delay time	tdDO(5)	SO4(P22), SI4(P23)	 Must be specified with respect to falling edge of SIOCLK. Must be specified as the time up to the beginning of output state change in open drain output mode See Fig. 8. 	2.7 to 5.5			(1/3)tCYC +0.05	μ\$

4-1. SMIIC0/SMIIC1 Simple SIO Mode I/O Characteristics (Note 4-4-1)

	_				2			Speci	fication	
	Parameter Symbol		Pin/Remarks Conditions V _{DD} [V]		min	typ	max	unit		
				SM0CK(P17),	See Fig. 8.		4/3			
	Input clock	Low level pulse width	tSCKL(7)	SM1CK(P13)		2.7 to 5.5	2/3			
clock	Serial clock ck Inp	High level pulse width	tSCKH(7)				2/3			tCYC
Serial	×	Frequency	tSCK(8)	SM0CK(P17),	When CMOS output type		4/3			
0)	Output clock	Low level pulse width	tSCKL(8)	SM1CK(P13)	is selected. • See Fig. 8.	2.7 to 5.5	1/2			
	Out	High level pulse width	tSCKH(8)				1/2			tSCK
	Da	ta setup time	tsDI(4)	· · · ·	Must be specified with		0.03			
Serial input	Da	ta hold time	thDI(4)	SM1DA(P14)	respect to rising edge of SIOCLK. • See Fig. 8.	2.7 to 5.5	0.03			
Serial output	Ou tim	tput delay e	tdDO(6)	SM0DA(P16), SM0DO(P15), SM1DA(P14), SM1DO(P15)	 Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change. See Fig. 8. 	2.7 to 5.5			(1/3)tCYC +0.05	μs

Note 4-4-1 : These specifications are theoretical values. Margins must be allowed according to the actual operating conditions.

									Speci	fication			
	Parameter Symbol			Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit		
		Frequency		tSCL	SM0CK(P17),	See Fig. 10.		5					
Serial clock Input clock	clock	Low level		tSCLL	SM1CK(P13)			2.5					
	nput	pulse width High level		tSCLH	-		2.7 to 5.5	2.0			Tfilt		
	_	pulse width		190EII				2					
Serial		Frequency		tSCLx	SM0CK(P17),	Must be specified as the time		10					
	Output clock	Low level pulse width		tSCLLx	SM1CK(P13)	up to the beginning of output state change.	2.7 to 5.5		1/2				
	Outpu	HIghlevel pulse width		tSCLHx					1/2		tSCL		
SN inp	/1Cł out s		1	tsp	SM0CK(P17), SM0DA(P16), SM1CK(P13), SM1DA(P14)	See Fig. 10.	2.7 to 5.5			1	Tfilt		
_		input	tBUF	SM0CK(P17), SM0DA(P16), SM1CK(P13), SM1DA(P14)	See Fig. 10.		2.5			Tfilt			
		Output	tBUFx		 Standard clock mode Must be specified as the time up to the beginning of output state change. 	2.7 to 5.5	5.5			μs			
		Ō			 High-speed clock mode Must be specified as the time up to the beginning of output state change. 		1.6						
Start, restart condition hold time			input	tHD;STA	SM0CK(P17), SM0DA(P16), SM1CK(P13),	When SMIIC register control bit SHDS=0 See Fig. 10.		2.0			Tfilt		
		.E		. _			SM1DA(P14)	When SMIIC register control bit SHDS=1 See Fig. 10.		2.5			
			t	Output	tHD;STAx		Standard clock mode Must be specified as the time up to the beginning of output state change.	2.7 to 5.5	4.1				
			NO			 High-speed clock mode Must be specified as the time up to the beginning of output state change. 		1.0			μS		
	estari tup t	t condition ime	input	tSU;STA	SM0CK(P17), SM0DA(P16), SM1CK(P13), SM1DA(P14)	See Fig. 10.		1.0			Tfilt		
		Output	tSU;STAx		 Standard clock mode Must be specified as the time up to the beginning of output state change. 	2.7 to 5.5	5.5			μs			
		NO			 High-speed clock mode Must be specified as the time up to the beginning of output state change. 		1.6			μο			

		0 stat		Que all'ille en		Specification			
Parameter		Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Stop condition setup time	input	tSU;STO	SM0CK(P17), SM0DA(P16), SM1CK(P13), SM1DA(P14)	See Fig. 10.		1.0			Tfilt
	Output	tSU;STOx		 Standard clock mode Must be specified as the time up to the beginning of output state change. 	2.7 to 5.5	4.9			
	Out			 High-speed clock mode Must be specified as the time up to the beginning of output state change. 		1.1			μS
Data hold time	Input	tHD;DAT	SM0CK(P17), SM0DA(P16), SM1CK(P13), SM1DA(P14)	See Fig. 10.		0			
	Output	tHD;DATx		Must be specified as the time up to the beginning of output state change.	2.7 to 5.5	1		1.5	Tfilt
Data setup time	Input	tSU;DAT	SM0CK(P17), SM0DA(P16), SM1CK(P13), SM1DA(P14)	See Fig. 10.		1			
	Output	tSU;DATx		Must be specified as the time up to the beginning of output state change.	2.7 to 5.5	1tSCL- 1.5Tfilt			Tfilt

Note 4-5-1 : These specifications are theoretical values. Margins must be allowed according to the actual operating conditions.

Note 4-5-2 : The value of Tfilt is determined by bits 7 and 6 (BRP1 and BRP0) of the SMIC0BRG/SMIC1BRG register and the system clock frequency.

BRP1	BRP0	Tfilt
0	0	(1/3) tCYC×1
0	1	(1/3) tCYC×2
1	0	(1/3) tCYC×3
1	1	(1/3) tCYC×4

Set the value of the BRP1 and BRP0 bits so that the value of Tfilt falls within the following value range :

 $250 \text{ ns} \ge \text{Tfilt} > 140 \text{ ns}$

Note 4-5-3: For standard clock mode operation, set up the SMIC0BRG/SMIC1BRG register so that the following conditions are satisfied :

 $250 \text{ ns} \ge T \text{filt} > 140 \text{ ns}$

BRDQ (bit5) = 1

SCL frequency value $\leq 100 \text{ kHz}$

For high-speed clock mode operation, set up the SMIC0BRG/SMIC1BRG register so that the following conditions are satisfied :

 $250 \text{ ns} \ge \text{Tfilt} > 140 \text{ ns}$ BRDQ (bit5) = 0

SCL frequency value $\leq 400 \; kHz$

_					Specification				
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
High/low level	tPIH(1)	INT0(P70),	Interrupt source flag can be						
pulse width	tPIL(1)	INT1(P71),	set.						
		INT2(P72),	Event inputs for timer 0/1						
		INT4(P20 to P23),	are enabled.	2.7 to 5.5	1				
		INT5(P30 to P32),							
		INT6(P20),							
		INT7(P24)							
	tPIH(2)	INT3(P73) when	 Interrupt source flag can be 						
	tPIL(2)	noisefilter time constant	set.	2.7 to 5.5	2				
		is 1/1.	Event inputs for timer 0 are	2.7 10 5.5	2			tCYC	
			enabled.						
	tPIH(3)	INT3(P73) when	 Interrupt source flag can be 						
	tPIL(3)	noisefilter time constant	set.	2.7 to 5.5	64				
		is 1/32.	Event inputs for timer 0 are						
			enabled.						
	tPIH(4)	INT3(P73) when	 Interrupt source flag can be 						
	tPIL(4)	noisefilter time constant	set.	2.7 to 5.5	256				
		is 1/128.	Event inputs for timer 0 are	2.7 10 0.0	230				
			enabled.						
	tPIL(5)	tPIL(5) RMIN(P73)	Recognized as a signal by					RMCK	
			infrared remote control	2.7 to 5.5	4			(Note 5-1	
			receiver circuit					(1000 0-1)	
	tPIL(6)	RES	Resetting is enabled.	2.7 to 5.5	200			μS	

Note 5-1 : Denotes the reference frequency of the infrared remote control receiver circuit (1tCYC to 128tCYC or source oscillation frequency of the subclock)