# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## CMOS IC FROM 128K byte, RAM 4096 byte on-chip 8-bit 1-chip Microcontroller



#### Overview

The LC87F5JC8A is an 8-bit microcomputer that, centered around a CPU running at a minimum bus cycle time of 83.3ns, integrates on a single chip a number of hardware features such as 128K byte flash ROM (onboard programmable), 4096 byte RAM, an on-chip debugger, sophisticated 16-bit timers/counters (may be divided into 8-bit timers), a 16-bit timer/counter (may be divided into 8-bit timers/counters or 8-bit PWMs), four 8-bit timers with a prescaler, a 16-bit timer with a prescaler (may be divided into 8-bit timers), a base timer serving as a time-of-day clock,

a high-speed clock counter, a synchronous SIO interface (with automatic block transmission/reception capabilities), an asynchronous/synchronous SIO interface, a UART interface (full duplex), an 8-bit 11-channel AD converter, two 12-bit PWM channels, a system clock frequency divider, ROM correction function, and a 26-source 10-vector interrupt feature.

#### Features

■Flash ROM

- Capable of on-board-programing with wide range, 3.0 to 5.5V, of voltage source.
- Block-erasable in 128 byte units
- 131072 × 8-bits (LC87F5JC8A)

#### ■RAM

• 4096 × 9-bits (LC87F5JC8A)

#### ■Minimum Bus Cycle

- 83.3ns (12MHz) V<sub>DD</sub>=3.0 to 5.5V
- 125ns (8MHz) V<sub>DD</sub>=2.5 to 5.5V
- 500ns (2MHz) V<sub>DD</sub>=2.2 to 5.5V

Note: The bus cycle time here refers to the ROM read speed.

\* This product is licensed from Silicon Storage Technology, Inc. (USA).

8 (P0n)

1 (XT1)

1 (RES)

2 (CF1, CF2)

6 (VSS1 to 3, VDD1 to 3)

#### ■Minimum Instruction Cycle Time

- 250ns (12MHz) V<sub>DD</sub>=3.0 to 5.5V
- 375ns (8MHz) V<sub>DD</sub>=2.5 to 5.5V
- 1.5µs (2MHz) V<sub>DD</sub>=2.2 to 5.5V
- ■Ports
  - Normal withstand voltage I/O ports Ports whose I/O direction can be designated in 1-bit units

46 (P1n, P2n, P70 to P73, P80 to P86, PBn, PCn, PWM2, PWM3, XT2)

- Ports whose I/O direction can be designated in 4-bit units
- Normal withstand voltage input port
- Dedicated oscillator ports
- Reset pins
- Power pins

#### ■Timers

• Timer 0: 16-bit timer/counter with two capture registers.

Mode 0: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers)  $\times$  2-channels Mode 1: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers) + 8-bit counter

- (with two 8-bit capture registers)
- Mode 2: 16-bit timer with an 8-bit programmable prescaler (with two 16-bit capture registers)
- Mode 3: 16-bit counter (with two 16-bit capture registers)
- Timer 1: 16-bit timer/counter that supports PWM/toggle outputs
  - Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/counter with an 8-bit prescaler (with toggle outputs)
  - Mode 1: 8-bit PWM with an 8-bit prescaler  $\times$  2-channels
  - Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs) (toggle outputs also possible from the lower-order 8-bits)
  - Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs) (The lower-order 8-bits can be used as PWM)
- Timer 4: 8-bit timer with a 6-bit prescaler
- Timer 5: 8-bit timer with a 6-bit prescaler
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle output)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle output)
- Timer 8: 16-bit timer
  - Mode 0: 8-bit timer with an 8-bit prescaler ×2-channels
  - Mode 1: 16-bit timer with an 8-bit prescaler
- \* Timer 8 is not supported in this version of Emulator. Please use on-chip-debugger for debugging when developing software.
- Base Timer
  - 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
  - 2) Interrupts programmable in 5 different time schemes

#### ■High-speed Clock Counter

- 1. Can count clocks with a maximum clock rate of 20MHz (at a main clock of 10MHz).
- 2. Can generate output real-time.

#### ■SIO

- SIO0: 8-bit synchronous serial interface
  - 1) LSB first/MSB first mode selectable
  - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 tCYC)
  - Automatic continuous data transmission (1 to 256 bits, specifiable in 1 bit units, suspension and resumption of data transmission possible in 1 byte units)
- SIO1: 8-bit asynchronous/synchronous serial interface
  - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
  - Mode 1: Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)
  - Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)
  - Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)

#### ■UART

- Full duplex
- 7/8/9 bit data bits selectable
- 1 stop bit(2-bit in continuous data transmission)
- Built-in baudrate generator

■AD Converter: 8-bit × 11-channels

■PWM: Multifrequency 12-bit PWM × 2-channels

Remote Control Receiver Circuit (sharing pins with P73, INT3, and T0IN)

• Noise rejection function (noise filter time constant selectable from 1 tCYC, 32 tCYC, and 128 tCYC)

#### ■Watchdog Timer

- External RC watchdog timer
- Interrupt and reset signals selectable

#### Clock Output Function

- 1) Able to output selected oscillation clock 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 as system clock.
- 2) Able to output oscillation clock of sub clock.

#### ■Interrupts

- 26 sources, 10 vector addresses
  - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
  - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4
4	0001BH	H or L	INT3/INT5/base timer
5	00023H	H or L	T0H/INT6
6	0002BH	H or L	T1L/T1H/INT7
7	00033H	H or L	SIO0/UART1 receive/T8L/T8H
8	0003BH	H or L	SIO1/UART1 transmit
9	00043H	H or L	ADC/T6/T7
10	0004BH	H or L	Port 0/T4/T5/PWM2, PWM3

• Priority levels X > H > L

• Of interrupts of the same level, the one with the smallest vector address takes precedence.

• IFLG (list of interrupt source flag function)

3) Shows a list of interrupt source flags that caused a branching to a particular vector address (shown in the diagram above).

■Subroutine Stack Levels: 2048 levels (the stack is allocated in RAM)

■High-speed Multiplication/Division Instructions

- 16-bits  $\times$  8-bits (5 tCYC execution time)
- 24-bits  $\times$  16-bits (12 tCYC execution time)
- 16-bits ÷ 8-bits (8 tCYC execution time)
- 24-bits ÷ 16-bits (12 tCYC execution time)

#### ■Oscillation Circuits

- RC oscillation circuit (internal):
- CF oscillation circuit:
- Crystal oscillation circuit:
- Frequency variable RC oscillation circuit (internal):

For system clock For system clock, with internal Rf For low-speed system clock, with internal Rf For system clock

System Clock Divider Function

- Can run on low current.
- The minimum instruction cycle selectable from 300ns, 600ns, 1.2µs, 2.4µs, 4.8µs, 9.6µs, 19.2µs, 38.4µs, and 76.8µs (at a main clock rate of 10MHz).

■Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation. 1) Oscillation is not halted automatically.
  - 2) Canceled by a system reset or occurrence of an interrupt
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
  - 1) The CF, RC, and crystal oscillators automatically stop operation.
    - 2) There are three ways of resetting the HOLD mode.
      - (1) Setting the reset pin to the low level.
      - (2) Setting at least one of the INTO, INT1, INT2, INT4, and INT5 pins to the specified level
      - (3) Having an interrupt source established at port 0
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer.
  - 1) The CF and RC oscillators automatically stop operation.
  - 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
  - 3) There are four ways of resetting the X'tal HOLD mode.
    - (1) Setting the reset pin to the low level
    - (2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level
    - (3) Having an interrupt source established at port 0
    - (4) Having an interrupt source established in the base timer circuit
- ■ROM Correction Function
  - Executes the correction program on detection of a match with the program counter value.
  - Correction program area size: 128 bytes
- ■On-chip Debugger
  - Supports software debugging with the IC mounted on the target board.
- ■Package Form
  - QIP64E (14×14): Lead-free type
  - TQFP64J (10×10): Lead-free type
  - TQFP64J (7×7): Lead-free type

Development Tools

- Evaluation chip: LC87EV690
- Emulator: EVA62S + ECB876600D + SUB875800 + POD64QFP or POD64SQFP ICE-B877300 + SUB875800 + POD64QFP or POD64SQFP
   On-chip debugger: TCB87-TypeA or TCB87-TypeB+LC87F5JC8A

#### ■Flash ROM Programming Boards

Package	Programming boards
QIP64E (14×14)	W87F50256Q
TQFP64J (10×10)	W87F57256SQ
TQFP64J (7×7)	W87F58256TQ7


#### Flash ROM Programmer

Maker		Model	Supported version (Note)	Device
Flash Support Group, Inc.	Single	AF9708/AF9709/	After 02.40	LC87F5JC8A FAST
(Formerly Ando Electric		AF9709B		
Co., Ltd.)	Gang	AF9723 (Main body)	After 02.04	
		AF9833 (Unit)	After 01.84	
Our company	SKK (Sanyo FWS)		After 1.02C (Install CD)	LC87F5JC8A

Note: Please check the latest version.


## Package Dimensions

unit : mm (typ) 3159A




### **Package Dimensions**

unit : mm (typ)




## Package Dimensions


unit : mm (typ) 3289



#### **Pin Assignment**



## System Block Diagram



## **Pin Description**

Pin Name	I/O			De	scription			Option	
V <sub>SS</sub> 1	-	-Power supply p	in					No	
V <sub>SS</sub> 2									
V <sub>SS</sub> 3									
V <sub>DD</sub> 1	-	+Power supply	oin					No	
V <sub>DD</sub> 2									
V <sub>DD</sub> 3									
Port 0	I/O	• 8-bit I/O port						Yes	
	1/0	<ul> <li>I/O specifiable</li> </ul>	in 4-hit units					105	
P00 to P07				d on and off in 4-	hit units				
		HOLD reset in			bit units.				
		Port 0 interrupt input     Shared pipe							
			Shared pins						
		P05 : Clock output (system clock/can selected from sub clock) P06 : Timer 6 toggle output							
			P07 : Timer 7 toggle output						
2.44	1/0		toggie output					N/ I	
Port 1	I/O	8-bit I/O port						Yes	
P10 to P17		I/O specifiable							
			rs can be turne	d on and off in 1-	bit units.				
		Pin functions							
		P10 : SIO0 dat	-						
		P11 : SIO0 dat	•						
		P12 : SIO0 clock I/O							
		P13 : SIO1 data output							
		P14 : SIO1 dat							
		P15 : SIO1 clo	ck I/O						
		P16 : Timer 1PWML output							
		P17 : Timer 1F	WMH output/b	eeper output					
Port 2	I/O	<ul> <li>8-bit I/O port</li> </ul>						Yes	
P20 to P27		<ul> <li>I/O specifiable</li> </ul>	in 1-bit units						
		Pull-up resisto	rs can be turne	d on and off in 1-	bit units.				
		Pin functions							
		P20 : UART tr	ansmit						
		P21 : UART re	ceive						
		P20 to P23 : If	NT4 input/HOLI	D reset input/time	er 1 event input/ti	mer 0L capture i	nput/timer		
		0	H capture input	t ·					
		P24 to P27 : If	NT5 input/HOLI	D reset input/time	er 1 event input/ti	mer 0L capture i	nput/timer		
			H capture inpu	-	·	·			
			ut/timer 0L cap						
			ut/timer 0H cap	-					
		Interrupt acknow							
					Rising &				
			Rising	Falling	Falling	H level	L level		
		INT4	enable	enable	enable	disable	disable		
					enable				
		INT5	enable	enable		disable	disable		
		INT6	enable	enable	enable	disable	disable		
	1	INT7	enable	enable	enable	disable	disable		

Continued on next page.

Continued from pro	eceding page							
Pin Name	I/O		Des	cription			Option	
Port 7	I/O	4-bit I/O port					No	
P70 to P73		<ul> <li>I/O specifiable in 1-bit units</li> </ul>						
		Pull-up resistors can be turned on and off in 1-bit units.						
		Shared pins						
		P70 : INT0 input/HOLD reset input/timer 0L capture input/watchdog timer output						
		P71 : INT1 input/HOLD reset input/timer 0H capture input						
		P72 : INT2 input/HOLD reset input	ut/timer 0 ever	nt input/timer 0L c	apture input/Hi	gh speed clock		
		counter input						
		P73 : INT3 input (with noise filter)			pture input			
		AD converter input port : AN8 (P7	70), AN9 (P71	)				
		Interrupt acknowledge type						
		Rising	Falling	Rising &	H level	L level		
			_	Falling				
		INTO enable	enable	disable	enable	enable		
		INT1 enable	enable	disable	enable	enable		
		INT2 enable	enable	enable	disable	disable		
		INT3 enable	enable	enable	disable	disable		
Port 8	I/O	• 7-bit I/O port					No	
P80 to P86	- "0	<ul> <li>I/O specifiable in 1-bit units</li> </ul>					NO	
P80 10 P86	Shared pins							
		AD converter input : port: AN0 (P	80) to AN6 (P	86)				
PWM2	I/O	PWM2 and PWM3 output ports		,			No	
PWM3		• General-purpose I/O available						
Port B	I/O	• 8-bit I/O port					Yes	
PB0 to PB7		<ul> <li>I/O specifiable in 1-bit units</li> </ul>						
. 20 10 . 2.		Pull-up resistors can be turned or	n and off in 1-h	pit units.				
Port C	I/O	8-bit I/O port					Yes	
PC0 to PC7		<ul> <li>I/O specifiable in 1-bit units</li> </ul>						
		Pull-up resistors can be turned on and off in 1-bit units.						
		Shared pins						
		On-chip debugger pins : DBGP0	to DBGP2 (PC	C5 to PC7)				
RES	Input	Reset pin					No	
XT1	Input	32.768kHz crystal oscillator input	pin				No	
		Shared pins						
		General-purpose input port						
		AD converter input port : AN10						
		Must be connected to V <sub>DD</sub> 1 if not	to be used.					
XT2	I/O	<ul> <li>32.768kHz crystal oscillator output</li> </ul>	ut pin				No	
		Shared pins						
		General-purpose I/O port						
		AD converter input port : AN11						
		Must be set for oscillation and kept	t open if not to	be used.				
CF1	Input	Ceramic resonator input pin					No	
CF2	Output	Ceramic resonator output pin					No	


#### **Port Output Configuration**

The table below lists the types of port outputs and the presence/absence of a pull-up resistor. Data can be read into any input port even if it is in the output mode.

Port Name	Option Selected in Units of	Option Type	Output Type	Pull-Up Resistor
P00 to P07		1	CMOS	Programmable (Note 1)
	1-bit	2	Nch-open drain	No
P10 to P17		1	CMOS	Programmable
	1-bit	2	Nch-open drain	Programmable
P20 to P27		1	CMOS	Programmable
	1-bit	2	Nch-open drain	Programmable
P70	-	No	Nch-open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
P80 to P86	-	No	Nch-open drain	No
PWM2, PWM3	-	No	CMOS	No
PB0 to PB7		1	CMOS	Programmable
	1-bit	2	Nch-open drain	Programmable
PC0 to PC7	4.1.5	1	CMOS	Programmable
	1-bit	2	Nch-open drain	Programmable
XT1	-	No	Input for 32.768kHz crystal oscillator (Input only)	No
XT2	-	No	Output for 32.768kHz crystal oscillator (Nch-open drain when in general-purpose output mode)	No

Note 1 : Programmable pull-up resistors for port 0 are controlled in 4-bit units (P00 to 03, P04 to 07).

\*1 : Connect the IC as shown below to minimize the noise input to the  $V_{DD}1$  pin. Be sure to electrically short the VSS1, VSS2, and VSS3 pins.



\*2: The internal memory is sustained by V<sub>DD</sub>1. If none of V<sub>DD</sub>2 and V<sub>DD</sub>3 are backed up, the high level output at the ports are unstable in the HOLD backup mode, allowing through current to flow into the input buffer and thus shortening the backup time.

Make sure that the port outputs are held at the low level in the HOLD backup mode.

1 = 25 = 0, 10 = 100 = 0, 10	Absolute Maximum Ratings	$/ Ta = 25^{\circ}C, VSS1 =$	$V_{SS2} = V_{SS3} = 0V$
--	--------------------------	------------------------------	--------------------------

	Parameter	Symbol	Pin/Pomorko	Conditiona			Spee	cification	
	Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
	aximum supply Itage	V <sub>DD</sub> max	V <sub>DD</sub> 1, V <sub>DD</sub> 2, V <sub>DD</sub> 3	V <sub>DD</sub> 1=V <sub>DD</sub> 2=V <sub>DD</sub> 3		-0.3		+6.5	
Inp	out voltage	V <sub>I</sub> (1)	XT1, CF1			-0.3		V <sub>DD</sub> +0.3	
Input/output voltage		VIO(1)	Ports 0, 1, 2 Ports 7, 8 Ports B, C PWM2, PWM3, XT2			-0.3		V <sub>DD</sub> +0.3	V
	Peak output current	IOPH(1)	Ports 0, 1, 2 Ports B, C	CMOS output select Per 1 applicable pin		-10			
		IOPH(2)	PWM2, PWM3	Per 1 applicable pin		-20			
		IOPH(3)	P71 to P73	Per 1 applicable pin		-5			
11	Mean output current	IOMH(1)	Ports 0, 1, 2 Ports B, C	CMOS output select Per 1 applicable pin		-7.5			
שוות	(Note 1-1)	IOMH(2)	PWM2, PWM3	Per 1 applicable pin		-15			
חור		IOMH(3)	P71 to P73	Per 1 applicable pin		-3			
dinc	Total output	ΣIOAH(1)	P71 to P73	Total of all applicable pins		-10			
LIGN IEVEI OULDUI CULTENT	current	ΣIOAH(2)	Port 1 PWM2, PWM3	Total of all applicable pins		-25			
пigr		ΣIOAH(3)	Ports 0, 2	Total of all applicable pins		-25			
		ΣIOAH(4)	Ports 0, 1, 2 PWM2, PWM3	Total of all applicable pins		-45			
		ΣIOAH(5)	Port B	Total of all applicable pins		-25			
		ΣIOAH(6)	Port C	Total of all applicable pins		-25			
		ΣIOAH(7)	Ports B, C	Total of all applicable pins		-45			
	Peak output current	IOPL(1)	P02 to P07 Ports 1, 2 Ports B, C PWM2, PWM3	Per 1 applicable pin				20	
		IOPL(2)	P00, P01	Per 1 applicable pin				30	mA
		IOPL(3)	Ports 7, 8 XT2	Per 1 applicable pin				10	
JL	Mean output current (Note 1-1)	IOML(1)	P02 to P07 Ports 1, 2 Ports B, C PWM2, PWM3	Per 1 applicable pin				15	
urrei		IOML(2)	P00, P01	Per 1 applicable pin				20	
Low level output current		IOML(3)	Ports 7, 8 XT2	Per 1 applicable pin				7.5	
level o	Total output current	ΣIOAL(1)	Port 7 P83 to P86, XT2	Total of all applicable pins				15	
Low		ΣIOAL(2)	P80 to P82	Total of all applicable pins				15	
		ΣIOAL(3)	Ports 7, 8 XT2	Total of all applicable pins				20	
		ΣIOAL(4)	Port 1 PWM2, PWM3	Total of all applicable pins				45	
		ΣIOAL(5)	Ports 0, 2	Total of all applicable pins				45	
		ΣIOAL(6)	Ports 0, 1, 2 PWM2, PWM3	Total of all applicable pins				80	
		ΣIOAL(7)	Port B	Total of all applicable pins				45	
		ΣIOAL(8)	Port C	Total of all applicable pins				45	
		ΣIOAL(9)	Ports B, C	Total of all applicable pins	1			80	

Note 1-1: The mean output current is a mean value measured over 100ms.

Continued on next page.

Parameter	Symbol	Symbol Pin/Remarks	Conditions		Specification			
raiameter			Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Power dissipation	Pd max	QIP64E (14×14)	Ta= -20 to +70°C				377	
		TQFP64J (10×10)					246	mW
		TQFP64J (7×7)					164	
Operating ambient temperature	Topr				-20		+70	
Storage ambient temperature	Tstg				-55		+125	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Devenueter	Ourseland	Dia (Demonitor	Ormeläisen			Specif	ication	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Operating	V <sub>DD</sub> (1)	V <sub>DD</sub> 1=V <sub>DD</sub> 2=V <sub>DD</sub> 3	0.245µs ≤ tCYC ≤ 200µs		3.0		5.5	
supply voltage			$0.367 \mu s \le tCYC \le 200 \mu s$		2.5		5.5	1
(Note 2-1)			$1.47\mu s \le tCYC \le 200\mu s$		2.2		5.5	1
Memory sustaining supply voltage	VHD	V <sub>DD</sub> 1=V <sub>DD</sub> 2=V <sub>DD</sub> 3	RAM and register contents sustained in HOLD mode.		2.0		5.5	
High level input voltage	V <sub>IH</sub> (1)	Ports 1, 2 P71 to P73 P70 port input /interrupt side		2.2 to 5.5	0.3V <sub>DD</sub> +0.7		V <sub>DD</sub>	
	V <sub>IH</sub> (2)	Ports 0, 8, B, C PWM2, PWM3		2.2 to 5.5	0.3V <sub>DD</sub> +0.7		V <sub>DD</sub>	
	V <sub>IH</sub> (3)	Port 70 watchdog timer side		2.2 to 5.5	0.9V <sub>DD</sub>		V <sub>DD</sub>	v
Low level input voltage	V <sub>IH</sub> (4)	XT1, XT2, CF1 RES		2.2 to 5.5	0.75V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IL</sub> (1)	Ports 1, 2 P71 to P73		4.0 to 5.5	VSS		0.1V <sub>DD</sub> +0.4	
		P70 port input /interrupt side		2.2 to 4.0	V <sub>SS</sub>		0.2V <sub>DD</sub>	
	V <sub>IL</sub> (2)	Ports 0, 8, B, C PWM2, PWM3		4.0 to 5.5	V <sub>SS</sub>		0.15V <sub>DD</sub> +0.4	
				2.2 to 4.0	V <sub>SS</sub>		0.2V <sub>DD</sub>	
	V <sub>IL</sub> (3)	Port 70 watchdog timer side		2.2 to 5.5	V <sub>SS</sub>		0.8V <sub>DD</sub> -1.0	
	V <sub>IL</sub> (4)	XT1, XT2, CF1 RES		2.2 to 5.5	V <sub>SS</sub>		0.25V <sub>DD</sub>	
Instruction cycle	tCYC			3.0 to 5.5	0.245		200	
time				2.5 to 5.5	0.367		200	μs
(Note 2-2)				2.2 to 5.5	1.47		200	1
External system clock frequency	FEXCF(1)	CF1	CF2 pin open     System clock frequency	3.0 to 5.5	0.1		12	
			division ratio=1/1	2.5 to 5.5	0.1		8	
			External system clock duty     =50 ± 5%	2.2 to 5.5	0.1		2	MH
			CF2 pin open	3.0 to 5.5	0.2		24.4	
			System clock frequency	2.5 to 5.5	0.2		16	
			division ratio=1/2	2.2 to 5.5	0.2		4	
Oscillation frequency range	FmCF(1)	CF1, CF2	12MHz ceramic oscillation See Fig. 1.	3.0 to 5.5		12		
(Note 2-3)	FmCF(2)	CF1, CF2	8MHz ceramic oscillation See Fig. 1.	2.5 to 5.5		8		
	FmCF(3)	CF1, CF2	4MHz ceramic oscillation See Fig. 1.	2.2 to 5.5		4		MHz
	FmRC		Internal RC oscillation	2.2 to 5.5	0.3	1.0	2.0	
	FmMRC		Frequency variable RC oscillation	2.2 to 5.5		16		1
	FsX'tal	XT1, XT2	32.768kHz crystal oscillation See Fig. 2.	2.2 to 5.5		32.768		kHz

## Recommended Operating Range / $Ta = -20^{\circ}C$ to $+70^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Note 2-1: V<sub>DD</sub> must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Note 2-3: See Tables 1 and 2 for the oscillation constants.

Deverates	Oursels al	Dia (Deverentes	O and division a			Specif	cation		
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit	
High level input current	I <sub>IH</sub> (1)	Ports 0, 1, 2 Ports 7, 8 Ports B, C RES PWM2, PWM3	Output disabled Pull-up resistor off VIN=VDD (Including output Tr's off leakage current)	2.2 to 5.5			1		
	I <sub>IH</sub> (2)	XT1, XT2	For input port specification VIN=VDD	2.2 to 5.5			1		
	I <sub>IH</sub> (3)	CF1	V <sub>IN</sub> =V <sub>DD</sub>	2.2 to 5.5			15		
Low level input current	lμ <u>(</u> 1)	Ports 0, 1, 2 Ports 7, 8 Ports B, C RES PWM2, PWM3	Output disabled Pull-up resistor off VIN=VSS (Including output Tr's off leakage current)	2.2 to 5.5	-1			μA	
	I <sub>IL</sub> (2)	XT1, XT2	For input port specification VIN=VSS	2.2 to 5.5	-1				
	I <sub>IL</sub> (3)	CF1	V <sub>IN</sub> =V <sub>SS</sub>	2.2 to 5.5	-15				
High level output	V <sub>OH</sub> (1)	Ports 0, 1, 2	I <sub>OH</sub> = -1mA	4.5 to 5.5	V <sub>DD</sub> -1				
voltage	V <sub>OH</sub> (2)	Ports B, C	I <sub>OH</sub> = -0.4mA	3.0 to 5.5	V <sub>DD</sub> -0.4				
	V <sub>OH</sub> (3)		I <sub>OH</sub> = -0.2mA	2.2 to 5.5	V <sub>DD</sub> -0.4				
	V <sub>OH</sub> (4)	P71 to P73	I <sub>OH</sub> = -0.4mA	3.0 to 5.5	V <sub>DD</sub> -0.4				
	V <sub>OH</sub> (5)		I <sub>OH</sub> = -0.2mA	2.2 to 5.5	V <sub>DD</sub> -0.4				
	V <sub>OH</sub> (6)	PWM2, PWM3	I <sub>OH</sub> = -10mA	4.5 to 5.5	V <sub>DD</sub> -1.5				
	V <sub>OH</sub> (7)	1	I <sub>OH</sub> = -1.6mA	3.0 to 5.5	V <sub>DD</sub> -0.4				
	V <sub>OH</sub> (8)		I <sub>OH</sub> = -1mA	2.2 to 5.5	V <sub>DD</sub> -0.4				
Low level output	V <sub>OL</sub> (1)	Ports 0, 1, 2	I <sub>OL</sub> =10mA	4.5 to 5.5			1.5	V	
voltage	V <sub>OL</sub> (2)	Ports B, C	I <sub>OL</sub> =1.6mA	3.0 to 5.5			0.4		
	V <sub>OL</sub> (3)	PWM2, PWM3	I <sub>OL</sub> =1mA	2.2 to 5.5			0.4		
	V <sub>OL</sub> (4)	Ports 7, 8	I <sub>OL</sub> =1.6mA	3.0 to 5.5			0.4		
	V <sub>OL</sub> (5)	XT2	I <sub>OL</sub> =1mA	2.2 to 5.5			0.4		
	V <sub>OL</sub> (6)	P00, P01	I <sub>OL</sub> =30mA	4.5 to 5.5			1.5		
	V <sub>OL</sub> (7)		I <sub>OL</sub> =5mA	3.0 to 5.5			0.4		
	V <sub>OL</sub> (8)		I <sub>OL</sub> =2.5mA	2.2 to 5.5			0.4		
Pull-up resistance	Rpu(1)	Ports 0, 1, 2, 7	V <sub>OH</sub> =0.9V <sub>DD</sub>	4.5 to 5.5	15	35	80	30	
	Rpu(2)	Ports B, C		2.2 to 5.5	18	50	150	kΩ	
Hysteresis voltage	VHYS	RES Ports 1, 2, 7		2.2 to 5.5		0.1 V <sub>DD</sub>		V	
Pin capacitance	СР	All pins	For pins other than that under test: VIN=VSS f=1MHz Ta=25°C	2.2 to 5.5		10		pF	

## **Electrical Characteristics** / $Ta = -20^{\circ}C$ to $+70^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

## Serial I/O Characteristics at Ta=-20 to $+70^{\circ}$ C, $V_{SS}1=V_{SS}2=V_{SS}3=0$ V 1. SIO0 Serial I/O Characteristics (Note 4-1-1)

	Devementer	Cumbal	Din/Domorko	Conditions			Speci	fication	
F	Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
	Frequency	tSCK(1)	SCK0(P12)	See Fig. 6.		2			
×	Low level pulse width	tSCKL(1)				1			
put cloo	High level pulse width	tSCKH(1)			2.2 to 5.5	1			101/0
Ч		tSCKHA(1)		Continuous data transmission/reception mode     See Fig. 6.     (Note 4-1-2)		4			tCYC
	Frequency	tSCK(2)	SCK0(P12)	CMOS output selected     See Fig. 6.		4/3			
ck	Low level pulse width	tSCKL(2)					1/2		tSCK
tput clo	High level pulse width	tSCKH(2)			2.2 to 5.5		1/2		
	tSCKHA(2)		Continuous data transmission/reception mode     CMOS output selected     See Fig. 6.		tSCKH(2) +2tCYC		tSCKH(2) +(10/3) tCYC	tCYC	
Da	ata setup time	tsDI(1)	SB0(P11), SI0(P11)	<ul> <li>Must be specified with respect to rising edge of SIOCLK.</li> <li>See Fig. 6.</li> </ul>	0.045 5 5	0.03			
Da	ata hold time	thDI(1)			2.2 10 5.5	0.03			
clock	Output delay time	tdD0(1)	SO0(P10), SB0(P11)	Continuous data transmission/reception mode (Note 4-1-3)				(1/3)tCYC +0.05	
Output clock Input c		tdD0(2)		Synchronous 8-bit mode     (Note 4-1-3)				1tCYC +0.05	μs
	1	TdD0(3)		(Note 4-1-3)	2.2 to 5.5			(1/3)tCYC +0.05	
	Input clock	Image: Non-Structure       Image: Non-Structure         Yoo producture       High level pulse width         High level pulse width       Prequency         Image: Non-Structure       Image: Non-Structure         Yoo producture       Image: Non-Structure         Image: Non-Structure       Image: Non-Structure         Image: Non-Structure	Image         Image           Image         Image           Image         Image           High level pulse width         Image           High level pulse width         Image           Image         Image     <	Image: section of the section of th	Image: Note of the section of the s	Frequency         tSCK(1)         SCK0(P12)         See Fig. 6.         2.2 to 5.5           Low level pulse width         tSCKL(1)         · <t< td=""><td>Frequency         tSCK(1)         SCK0(P12)         See Fig. 6.         2.2 to 5.5         1           ubw evel pulse width         tSCK1(1)         tSCK1(1)         ·Continuous data transmission/reception mode ·See Fig. 6.         ·Continuous data transmission/reception mode ·See Fig. 6.         2.2 to 5.5         1           vortinuous data transmission/reception mode ·See Fig. 6.         ·Continuous data transmission/reception mode ·(Note 4-1-3)         ·Continuous data transmission/receptio</td><td>Frequency up towise widthISCKI(1) ulse widthSCK0(P12) itSCKH(1) pulse widthSee Fig. 6. .</br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></br></td><td>FrequencyISCK(1) pulse widthSCK0(P12) tick (2) pulse widthSCK0(P12) pulse widthSee Fig. 6. (Note 4-1-2)<math>2.2</math> to 5.5<math>2.2</math> to 5.5<math>2.2</math> to 5.5<math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><math>1</math><t< td=""></t<></td></t<>	Frequency         tSCK(1)         SCK0(P12)         See Fig. 6.         2.2 to 5.5         1           ubw evel pulse width         tSCK1(1)         tSCK1(1)         ·Continuous data transmission/reception mode ·See Fig. 6.         ·Continuous data transmission/reception mode ·See Fig. 6.         2.2 to 5.5         1           vortinuous data transmission/reception mode ·See Fig. 6.         ·Continuous data transmission/reception mode ·(Note 4-1-3)         ·Continuous data transmission/receptio	Frequency up towise widthISCKI(1) ulse widthSCK0(P12) itSCKH(1) pulse widthSee Fig. 6. 	FrequencyISCK(1) pulse widthSCK0(P12) tick (2) pulse widthSCK0(P12) pulse widthSee Fig. 6. (Note 4-1-2) $2.2$ to 5.5 $2.2$ to 5.5 $2.2$ to 5.5 $1$ <t< td=""></t<>

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SIORUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.

## 2. SIO1 Serial I/O Characteristics (Note 4-2-1)

		_						Specif	ication	
	F	Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
	¥	Frequency	tSCK(3)	SCK1(P15)	See Fig. 6.		2			
	Input clock	Low level pulse width	tSCKL(3)			2.2 to 5.5	1			
clock	Ing	High level pulse width	tSCKH(3)				1			tCYC
Serial	erial	Frequency	tSCK(4)	SCK1(P15)	CMOS output selected     See Fig. 6.		2			
	Output clock	Low level pulse width	tSCKL(4)			2.2 to 5.5		1/2		1001
	OU	High level pulse width	tSCKH(4)					1/2		tSCK
Serial input	Da	Data setup time tsDI(2)		SB1(P14), SI1(P14)	<ul> <li>Must be specified with respect to rising edge of SIOCLK.</li> <li>See Fig. 6.</li> </ul>		0.03			
Serial	Da	ta hold time	thDI(2)			2.2 to 5.5	0.03			
Serial output	Output delay time		tdD0(4)	SO1(P13), SB1(P14)	<ul> <li>Must be specified with respect to falling edge of SIOCLK.</li> <li>Must be specified as the time to the beginning of output state change in open drain output mode.</li> <li>See Fig. 6.</li> </ul>	2.2 to 5.5			(1/3)tCYC +0.05	μs

 • See Fig. 6.

 Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

## Pulse Input Conditions / $Ta = -20^{\circ}C$ to $+70^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Demonster	Oursels al	Dire /De meanles	O and it is ma		Specification			
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
High/low level pulse width	tPIH(1) tPIL(1)	INT0(P70), INT1(P71), INT2(P72), INT4(P20 to P23), INT5(P24 to P27), INT6(P20), INT7(P24)	<ul> <li>Interrupt source flag can be set.</li> <li>Event inputs for timer 0 or 1 are enabled.</li> </ul>	2.2 to 5.5	1			
	tPIH(2) tPIL(2)	INT3(P73) when noise filter time constant is 1/1	<ul><li>Interrupt source flag can be set.</li><li>Event inputs for timer 0 are enabled.</li></ul>	2.2 to 5.5	2			tCYC
	tPIH(3) tPIL(3)	INT3(P73) when noise filter time constant is 1/32	<ul> <li>Interrupt source flag can be set.</li> <li>Event inputs for timer 0 are enabled.</li> </ul>	2.2 to 5.5	64			
	tPIH(4) tPIL(4)	INT3(P73) when noise filter time constant is 1/128	<ul><li>Interrupt source flag can be set.</li><li>Event inputs for timer 0 are enabled.</li></ul>	2.2 to 5.5	256			
	tPIL(5)	RES	Resetting is enabled.	2.2 to 5.5	200			μs

## **AD Converter Characteristics** / Ta = -20°C to +70°C, $V_{SS1} = V_{SS2} = V_{SS3} = 0V$

Parameter	Cumhal	Pin/Remarks	Conditions			Specifi	cation	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Resolution	Ν	AN0(P80) to		3.0 to 5.5		8		bit
Absolute accuracy	ET	AN6(P86), AN8(P70),	(Note 6-1)	3.0 to 5.5			±1.5	LSB
Conversion time	TCAD	AN9(P71), AN10(XT1), AN11(XT2)	AD conversion time=32 × tCYC (when ADCR2=0) (Note 6-2)	4.5 to 5.5	15.68 (tCYC= 0.49μs)		97.92 (tCYC= 3.06μs)	
				3.0 to 5.5	23.52 (tCYC= 0.735μs)		97.92 (tCYC= 3.06μs)	
			AD conversion time=64 × tCYC (when ADCR2=1) (Note 6-2)	4.5 to 5.5	18.82 (tCYC= 0.294μs)		97.92 (tCYC= 1.53μs)	μs
				3.0 to 5.5	47.04 (tCYC= 0.735μs)		97.92 (tCYC= 1.53μs)	
Analog input voltage range	VAIN	]		3.0 to 5.5	V <sub>SS</sub>		V <sub>DD</sub>	V
Analog port	IAINH		VAIN=V <sub>DD</sub>	3.0 to 5.5			1	
input current	IAINL		VAIN=V <sub>SS</sub>	3.0 to 5.5	-1			μA

Note 6-1: The quantization error ( $\pm 1/2$ LSB) is excluded from the absolute accuracy value.

Note 6-2: The conversion time refers to the interval from the time the instruction for starting the converter is issued till the time the complete digital value corresponding to the analog input value is loaded in the required register.

## Current Dissipation Characteristics / $Ta = -20^{\circ}C$ to $+70^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Parameter	Symbol	Symbol Pin/	Conditions					
	-	Remarks		V <sub>DD</sub> [V]	min	typ	max	unit
Normal mode consumption current (Note 7-1)	IDDOP(1)	V <sub>DD</sub> 1 =V <sub>DD</sub> 2 =V <sub>DD</sub> 3	FmCF=12MHz ceramic oscillation mode     FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		8.7	22	
	IDDOP(2)		<ul> <li>System clock set to 12MHz side</li> <li>Internal RC oscillation stopped</li> <li>Frequency variable RC oscillation stopped</li> <li>1/1 frequency division ratio</li> </ul>	3.0 to 3.6		5	12.5	
	IDDOP(3)		CF1=24MHz external clock     FmX'tal=32.768kHz crystal     oscillation mode     System clock set to CF1 side	4.5 to 5.5		10	24.5	
	IDDOP(4)		<ul> <li>Internal RC oscillation stopped</li> <li>Frequency variable RC oscillation stopped</li> <li>1/2 frequency division ratio</li> </ul>	3.0 to 3.6		5.5	14	
	IDDOP(5)		FmCF=8MHz ceramic oscillation mode     FmX'tal=32.768kHz crystal	4.5 to 5.5		6.6	16.5	
	IDDOP(6)		oscillation mode <ul> <li>System clock set to 8MHz side</li> <li>Internal RC oscillation stopped</li> </ul>	3.0 to 3.6		3.8	9.6	
	IDDOP(7)	_	Frequency variable RC oscillation stopped     1/1 frequency division ratio	2.5 to 3.0		2.5	7.4	mA
	IDDOP(8)		<ul> <li>FmCF=4MHz ceramic oscillation mode</li> <li>FmX'tal=32.768kHz crystal</li> </ul>	4.5 to 5.5		2.5	6.3	
	IDDOP(9)		oscillation mode <ul> <li>System clock set to 4MHz side</li> <li>Internal RC oscillation stopped</li> </ul>	3.0 to 3.6		1.4	3.5	
	IDDOP(10)		Frequency variable RC oscillation stopped     1/2 frequency division ratio	2.2 to 3.0		0.9	2.7	
	IDDOP(11)	_	FmCF=0Hz (oscillation stopped)     FmX'tal=32.768kHz crystal     oscillation mode	4.5 to 5.5		0.75	3.1	
	IDDOP(12)	_	<ul> <li>System clock set to internal RC oscillation</li> <li>Frequency variable RC oscillation</li> </ul>	3.0 to 3.6		0.4	1.7	
	IDDOP(13)	_	stopped • 1/2 frequency division ratio	2.2 to 3.0		0.28	1.35	
	IDDOP(14)		FmCF=0Hz (oscillation stopped)     FmX'tal=32.768kHz crystal     oscillation mode	4.5 to 5.5		1.3	5.4	
	IDDOP(15)	_	Internal RC oscillation stopped     System clock set to 1MHz with	3.0 to 3.6		0.7	3.1	
	IDDOP(17)	_	frequency variable RC oscillation <ul> <li>1/2 frequency division ratio</li> <li>FmCF=0Hz (oscillation stopped)</li> </ul>	2.2 to 3.0		0.5	2.4	
	IDDOP(18)	_	FmX'tal=32.768kHz crystal     oscillation mode	4.5 to 5.5		35	115	
	IDDOP(19)	_	System clock set to 32.768kHz side     Internal RC oscillation stopped     Frequency variable RC oscillation	3.0 to 3.6		18	65	μA
			stopped • 1/2 frequency division ratio	2.2 to 3.0		12	46	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

Continued on next page.

Parameter	Symbol	Pin/	Conditions			Specification			
i arameter	Gymbol	Remarks		V <sub>DD</sub> [V]	min	typ	max	unit	
HALT mode consumption current (Note 7-1)	IDDHALT(1)	V <sub>DD</sub> 1 =V <sub>DD</sub> 2 =V <sub>DD</sub> 3	HALT mode     FmCF=12MHz     ceramic oscillation mode     FmX`tal=32.768kHz crystal oscillation mode	4.5 to 5.5		3.6	8.2		
	IDDHALT(2)		<ul> <li>System clock set to 12MHz side</li> <li>Internal RC oscillation stopped</li> <li>Frequency variable RC oscillation stopped</li> <li>1/1 frequency division ratio</li> </ul>	3.0 to 3.6		2	4.6		
	IDDHALT(3)		HALT mode     CF1=24MHz external clock     FmX'tal=32.768kHz crystal oscillation mode     System clock set to CF1 side	4.5 to 5.5		4.7	10.5		
	IDDHALT(4)		Internal RC oscillation stopped     Frequency variable RC oscillation stopped     1/2 frequency division ratio	3.0 to 3.6		2.5	5.8		
	IDDHALT(5)		HALT mode     FmCF=8MHz     ceramic oscillation mode	4.5 to 5.5		2.6	5.9		
	IDDHALT(6)		FmX'tal=32.768kHz crystal oscillation mode     System clock set to 8MHz side	3.0 to 3.6		1.4	3.3		
	IDDHALT(7)		Internal RC oscillation stopped     Frequency variable RC oscillation stopped     1/1 frequency division ratio	2.5 to 3.0		1	2.5	mA	
	IDDHALT(8)		HALT mode     FmCF=4MHz	4.5 to 5.5		1.15	2.65		
	IDDHALT(9)		ceramic oscillation mode • FmX'tal=32.768kHz crystal oscillation mode • System clock set to 4MHz side	3.0 to 3.6		0.6	1.5		
	IDDHALT(10)		Internal RC oscillation stopped     Frequency variable RC oscillation stopped     1/2 frequency division ratio	2.2 to 3.0		0.4	1.1		
	IDDHALT(11)		• HALT mode	4.5 to 5.5		0.37	1.3		
	IDDHALT(12)		FmCF=0Hz (oscillation stopped)     FmX'tal=32.768kHz crystal oscillation mode     System clock set to internal RC oscillation	3.0 to 3.6		0.2	0.75		
	IDDHALT(13)		<ul> <li>Frequency variable RC oscillation stopped</li> <li>1/2 frequency division ratio</li> </ul>	2.2 to 3.0		0.13	0.54		
	IDDHALT(14)		HALT mode     FmCF=0Hz (oscillation stopped)	4.5 to 5.5		1	3.5		
	IDDHALT(15)		FmX'tal=32.768kHz crystal oscillation mode     Internal RC oscillation stopped     System clock set to 1MHz with	3.0 to 3.6		0.55	2		
	IDDHALT(16)		frequency variable RC oscillation • 1/2 frequency division ratio	2.2 to 3.0		0.37	1.5		
	IDDHALT(17)		HALT mode     FmCF=0Hz (oscillation stopped)     FmUL og 700HL	4.5 to 5.5		18.5	68		
	IDDHALT(18)		FmX'tal=32.768kHz crystal oscillation mode     System clock set to 32.768kHz side     Internal RC oscillation stopped	3.0 to 3.6		10	38		
	IDDHALT(19)		Frequency variable RC oscillation stopped     1/2 frequency division ratio	2.2 to 3.0		6.5	26		
HOLD mode	IDDHOLD(1)	V <sub>DD</sub> 1	• HOLD mode	4.5 to 5.5		0.05	20	μA	
consumption	IDDHOLD(2)	4	• CF1=V <sub>DD</sub> or open (External clock mode)	3.0 to 3.6		0.03	12		
current	IDDHOLD(3)			2.2 to 3.0		0.02	8	-	
Timer HOLD	IDDHOLD(4)		• Timer HOLD mode	4.5 to 5.5		16	58		
mode consumption	IDDHOLD(5)		<ul> <li>CF1=V<sub>DD</sub> or open (External clock mode)</li> <li>FmX'tal=32.768kHz crystal oscillation mode</li> </ul>	3.0 to 3.6		8.5	32		
current	IDDHOLD(6)			2.2 to 3.0		5	20		

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

<b>F-ROM Programming Characteristics</b> / $Ta = +10^{\circ}C$ to +55	°C,	$V_{SS1} =$	$= V_{SS2} = V_{SS2}$	$V_{SS}3 = 0V$
---	-----	-------------	-----------------------	----------------


Deremeter	Symbol	Pin/Remarks	Conditions		Specification				
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit	
Onboard programming current	IDDFW(1)	V <sub>DD</sub> 1	<ul><li>128 byte programming</li><li>Erasing current included</li></ul>	3.0 to 5.5		25	40	mA	
Programming time	tFW(1)		<ul> <li>128 byte programming</li> <li>Erasing current included</li> <li>Time for setting up 128 byte data is excluded.</li> </ul>	3.0 to 5.5		22.5	45	ms	

## **UART (Full Duplex) Operating Conditions** / $Ta = -20^{\circ}C$ to $+70^{\circ}C$ , $V_{SS1} = V_{SS2} = V_{SS3} = 0V$


Γ	Devenueter	0	Pin/Remarks			Specification			
	Parameter	Symbol		Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Γ	Transfer rate	UBR	UTX(P20),		2.2 to 5.5	16/3		8192/3	tCYC
			URX(P21)						

Data length:7/8/9 bits (LSB first)Stop bits:1-bitParity bits:None

\*Example of Continuous 8-bit Data Transmission Mode Processing (First Transmit Data=55H)



#### \*Example of Continuous 8-bit Data Reception Mode Processing (First Receive Data=55H)



#### **Characteristics of a Sample Main System Clock Oscillation Circuit**

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Nominal Frequency	Vendor			Circuit	Constant		Operating Voltage	Oscillation Stabilization Time		
	Name	Oscillator Name	C1 [pF]	C2 [pF]	Rf [Ω]	Rd1 [Ω]	Range [V]	typ [ms]	max [ms]	Remarks
12MHz	MURATA	CSTCE12M0G52-R0	(10)	(10)	1M	680	3.0 to 5.5	0.1	0.5	Internal C1, C2
8MHz	MURATA	CSTCE8M00G52-R0	(10)	(10)	1M	680	2.5 to 5.5	0.1	0.5	Internal C1, C2
4MHz	MURATA	CSTCR4M00G53-R0	(15)	(15)	1M	2.2k	2.2 to 5.5	0.2	0.6	Internal C1, C2

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after  $V_{DD}$  goes above the operating voltage lower limit (see Figure 4).

#### Characteristics of a Sample Subsystem Clock Oscillator Circuit

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Cl	laracteristics	of a Sample Subs	ystem C.	IOCK OS		Jucunt	with a Cryste		Л		
Nominal Frequency	Vendor			Circuit Constant			Operating Voltage	Oscillation Stabilization Time		Demedia	
	Name	Oscillator Name	C3 [pF]	C4 [pF]	Rf [Ω]	Rd2 [Ω]	Range [V]	typ [s]	max [s]	Remarks	
32.768kHz	SEIKO EPSON	MC-306	18	18	Open	560k	2.2 to 5.5	1.4	3.0	Applicable CL value = 12.5pF	

Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Oscillator

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed and to the time interval that is required for the oscillation to get stabilized after the HOLD mode is reset (see Figure 4).

Note : The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.






Figure 3 AC Timing Measurement Point




Reset Time and Oscillation Stabilizing Time



HOLD Reset Signal and Oscillation Stabilization Time

Figure 4 Oscillation Stabilization Times



Note :

Determine the value of  $C_{RES}$  and  $R_{RES}$  so that the reset signal is present for a period of 200 $\mu$ s after the supply voltage goes beyond the lower limit of the IC's operating voltage.






Figure 6 Serial I/O Output Waveforms




Figure 7 Pulse Input Timing Signal Waveform

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright aws and is not for resale in any manner.