## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## APPLICATIONS

■ Short/Medium Loop: approximately 2000 ft . of 26 AWG, and 5 REN loads

- Voice over IP/DSL - Integrated Access Devices, Smart Residential Gateways, Home Gateway/Router
■ Cable Telephony - NIU, Set-Top Box, Home Side Box, Cable Modem, Cable PC
- Fiber-Fiber In The Loop (FITL), Fiber to the Home (FTTH)
- Wireless Local Loop, Intelligent PBX, ISDN NT1/TA


## FEATURES

## - Integrated Dual-Channel Device

- Built-in boost switching power supply tracks line voltage minimizing power dissipation
- Only +3.3 V and +12 V (nominal) required
- Wide range of input voltages ( +8 V to +40 V ) supported
- Minimal external discrete components
- 44-pin eTQFP package

Ringing

- 70 Vpk into 5REN
- 90 Vpk capable
- Sinusoidal or trapezoidal capability
- DC offset support
- Common differential interface for both channels
- World Wide programmability:
- Two-wire AC impedance
- Dual Current Limit
- Loop closure and ring trip thresholds
- Five SLIC States, including:
- Low power Standby state
- Reverse Polarity


## RELATED LITERATURE

■ 081189 Le9500 RSLIC Device Data Sheet
■ 081208 Le9501 RSLIC Device Data Sheet
■ 080696 Le77D11 VoSLIC ${ }^{\text {TM }}$ Device Data Sheet
■ 080697 Le78D11 VoSLAC ${ }^{\text {TM }}$ Device Sheet
■ 080716 Le77D11 /Le78D11 Chip Set User's Guide
■ 080780 Layout Considerations for the Le77D11 and Le9502 Devices Application Note

## ORDERING INFORMATION

| Device | Package $^{1}$ | Packing $^{2}$ |
| :---: | :---: | :--- |
| Le9502BTC | 44-pin eTQFP (Green Package) | Tray |

1. The green package meets RoHS Directive 2002/95/EC of the European Council to minimize the environmental impact of electrical equipment.
2. For delivery using a tape and reel packing system, add a "T" suffix to the OPN (Ordering Part Number) when placing an order.

## DESCRIPTION

The Zarlink Le9502 Ringing Subscriber Line Interface Circuit (RSLIC) device from the VE950 series has enhanced and optimized features to directly address the requirements of Voice over Broadband applications. Its goal is to reduce system level costs, space, and power through higher levels of integration, and to reduce the total cost of ownership by offering better quality of service. The Le9502 RSLIC device provides a totally configurable solution to the BORSCHT functions for two lines. The resulting system is less complex, smaller, and denser, yet cost effective with minimal external components.
The Le9502 RSLIC device requires only two power supplies: +3.3 VDC and nominally +12 VDC . The latter power supply can range from +8 VDC to +40 VDC, depending on the application. A single TTL-level clock source drives an external transistor which controls the ramp voltage that in turn feeds the switching regulators. Five programmable states are available: Active, Reverse Polarity, Ringing, Standby, and Disconnect. The DC feed, two-wire AC input impedance, hook-switch threshold, and ring trip threshold are programmable via external discrete components. Binary fault detection is provided upon application of fault conditions or thermal overload.

## BLOCK DIAGRAM



## TABLE OF CONTENTS

Applications ..... 1
Features ..... 1
Related Literature ..... 1
Ordering Information ..... 1
Description ..... 1
Block Diagram ..... 1
Product Description ..... 3
Block Descriptions ..... 3
Two-Wire Interface ..... 4
Switcher Controller ..... 6
Signal Transmission ..... 8
Fault Detection ..... 9
Signal Conditioning ..... 9
Reference Current Generator ..... 10
Control Logic ..... 10
Connection Diagram ..... 11
Pin Descriptions ..... 12
Absolute Maximum Ratings ..... 13
Operating Ranges ..... 13
Electrical Characteristics ..... 14
Supply Currents and Power Dissipation ..... 14
Specifications ..... 15
Device Specifications ..... 15
Test Circuit. ..... 19
Application Circuit. ..... 20
Line Card Parts List ..... 21
Physical Dimensions .....  22
44-Pin eTQFP ..... 22
Revision History ..... 23
Revision A1 to B1 ..... 23
Revision B1 to C1 ..... 23
Revision C1 to D1 ..... 23
Revision D1 to E1 ..... 24
Revision E1 to F1 ..... 24
Revision F1 to G1 .....  24
Revision G1 to G2 ..... 24
Revision G2 to G3 ..... 24

## PRODUCT DESCRIPTION

The VE950 series Le9502 RSLIC device uses reliable, dielectrically isolated, fully complementary bipolar technology to implement BORSCHT functions for short loop applications. Internal power dissipation is minimized by two independent line voltage tracking, buck-boost switching regulators. Two power supplies are required: 3.3 V and a positive supply ( $\mathrm{V}_{\mathrm{SW}}$ ). A TTLlevel clock is required to drive the switching regulator. Five programmable states control loop signaling, transmission, and ringing. The Le9502 RSLIC device DC current feed limit (ISC) is resistor-programmable up to 45 mA .

Figure 1. Typical Le9502 RSLIC/Codec Application in an 8-Port Integrated Access Device in Customer Premises


## BLOCK DESCRIPTIONS

Figure 2. Le9502 RSLIC Device Block Diagram


## Two-Wire Interface

The two-wire interface block provides DC current and sends/receives voice signals to a telephone connected via the $A_{i}(T i p)$ and $B_{i}$ (Ring) pins. The $A_{i}(T i p)$ and $B_{i}($ Ring ) pins are also used to send the ringing signal to the telephone. The Le9502 RSLIC device can also be programmed in Disconnect state to place the $A_{i}$ and $B_{i}$ pins at high impedance with the Switching Regulator disabled.

## DC Feed

DC feed is controlled in the Le9502 RSLIC device. Only the current limit threshold ( $\mathrm{l}_{\text {LTH }}$ ) can be set via the RDC pin. The current limit threshold can be set from 0 to 30 mA .

Referring to Figure 3, the DC feed curve consists of two distinct regions. The first region is a flat anti-sat region that supplies a constant Tip-Ring voltage ( $\mathrm{V}_{\mathrm{AB}}$ open). The second region is a constant current region that begins when the loop current reaches the programmed current limit threshold (lith). This region looks like a constant current source with $3.2 \mathrm{k} \Omega$ shunt resistor. The short circuit current is nominally 17.0 mA greater than $\mathrm{I}_{\text {LTH }}$.

A block diagram of the DC feed control circuit is shown in Figure 4. In the anti-sat region, current source CS1 creates a constant reference current, which is limited to sub-voice frequencies by $\mathrm{C}_{\mathrm{LPFi}}$. This filtered current is then steered by the Polarity Control, depending on whether the SLIC mode is Standby, Normal Active, or Reverse Polarity. The steered current then takes one of two paths to the Level Shift block, where it is used to set $V_{A}$ (TIP) and $V_{B}$ (RING). This voltage from the Level Shift block is buffered by the output amplifiers and appears at $A_{i}$ (TIP) and $B_{i}$ (RING).

When $\mathrm{I}_{\text {LOOP }} / 500$ becomes greater than $\mathrm{I}_{\text {LTH }} / 500$, the difference is subtracted from CS1, and again filtered by $\mathrm{C}_{\mathrm{LPFi}}$. This reduced current causes a reduced DC feed voltage. In Standby and Normal Active, $A_{i}$ (TIP) is held constant, while $B_{i}$ (RING) is changed to reduce the feed voltage. In Reverse Polarity, $A_{i}(T I P)$ and $B_{i}(R I N G)$ are swapped. When ( $\left.\mathrm{I}_{\text {LOOP }}{ }^{-1} \mathrm{I}_{\text {LTH }}\right) / 500=\mathrm{CS} 1$, all of the current from CS1 is subtracted, making the TIP-RING voltage $=0 \mathrm{~V}$. This is the short circuit condition. At least $100 \Omega$ loop and fuse resistance are required to ensure stability of the $A_{i}$ (TIP) and $B_{i}$ (RING) output amplifiers.
The capacitor $C_{\text {LPFi, }}$, in conjunction with an internal $25 \mathrm{k} \Omega$ resistor (not shown), is used to create a low pass filter for the DC feed loop. This capacitor should nominally be $4.7 \mu \mathrm{~F}$, setting a 1.4 Hz pole. The purpose of this capacitor is to stabilize the DC feed and filter any AC components.

Figure 3. DC Feed Curve


## Note:

1. $R_{D C}=$ external resistor from $R D C$ to $A G N D$
2. $V_{A B}=V_{A i}-V_{B i}$ Tip-Ring differential voltage
3. $K_{D C}=$ Le9502 RSLIC device DC current gain, which is: $K_{D C}=\frac{1}{500}$
4. $I_{S C}=$ Loop short circuit current limit.
5. $\quad I_{\text {LTH }}=$ Loop current limit threshold.

Figure 4. DC Feed Block Diagram, Active and Standby Modes


## Note:

* denotes external components.


## Ringing

The Le9502 RSLIC device only provides a method for creating internal ringing. Internal ringing is accomplished by applying a single or differential ringing waveform using the VRINGP and VRINGM pins, and placing the Le9502 RSLIC device into the ringing state via the device's control bits. When the Le9502 RSLIC device is in the Ringing state, the gain from the Le9502 RSLIC device's differential ringing input pin to the output, is $K_{R}$ (the ringing voltage gain). The output waveform is a quasi-balanced waveform as shown below in Figure 5). On the positive half cycle of the input waveform, the $A_{i}$ (TIP) lead of the Le9502 RSLIC device is near -4 V , and the $\mathrm{B}_{\mathrm{i}}$ (RING) lead is brought negative. Likewise, on the negative half cycle of the input waveform, the $B_{i}$ (RING) lead of the Le9502 RSLIC device is held near $-4 V$, while the $A_{i}$ (TIP) lead is brought more negative. The low cost regulator solution, shown in the application circuit on page 20 , incorporates the use of a higher power PNP bipolar switching transistor in the switching circuit that enables the Le9502 to provide a 90 Vpk ringing signal into a lower REN load. The waveform can be either sinusoidal or trapezoidal under the control of the codec device.

Figure 5. Ringing Waveforms

A. Voltage Applied to VRING Input (VRINGP, VRINGM)

$$
-\left(\mathrm{K}_{\mathrm{R}} \cdot \mathrm{~V}_{\mathrm{RING} \mathrm{R}^{\mathrm{pk}}}+4\right)
$$


B. Voltage Output at A (TIP) (dashed line) and B (RING) (solid line) Pins

For the reference schematic, Zetex part FZT955 in a SOT-223 package is used. Its $\mathrm{V}_{\mathrm{CEO}}$ rating is 140 V . The switching efficiency and overhead voltage of the regulator allows a robust 70 Vpk ringing signal into a 5 REN load with $\mathrm{V}_{\mathrm{SW}}=12 \mathrm{~V}$.

## Switcher Controller

The switcher controller's main function is to provide a negative power supply ( $\mathrm{V}_{\mathrm{REG}}$ ) that tracks Tip and Ring voltage for the 2wire interface. As the Tip and Ring voltage decreases, the switcher will likewise lower $\mathrm{V}_{\text {REG }}$. In doing so, the switcher saves power because the device is not forced to maintain static supply voltage in all states.

The switching power supply controller uses a discontinuous mode, buck-boost voltage converter topology. The frequency of operation is set by the ISET resistor and the VRAMP capacitor values. An external clock with approximately a $10 \%$ duty cycle drives the gate (base) of a small-signal FET which is used to reset the VRAMP capacitor voltage, creating the ramp voltage used internally by the switching power supply control circuitry. This clock signal controls the switching supply's operating frequency. The switcher circuit is nominally designed for 85 kHz operation based on the Application Circuit on page 20.
The duty cycle of the switching transistors is continuously variable up to $90 \%$ depending on the magnitude of the error voltage on the compensation (CHS) pin. The error signal on CHS is compared to the ramp signal. The ramp rate of the VRAMP signal is set by the ISET resistor ( $\mathrm{R}_{\mathrm{SET}}$ ) and the VRAMP capacitor ( $\mathrm{C}_{\mathrm{RAMP}}$ ). A $1 \% \mathrm{R}_{\text {SET }}$ resistor should be chosen first (see Signal Conditioning on page 9) before using the following equation to calculate $\mathrm{C}_{\text {RAMP }}$

$$
\mathrm{C}_{\text {RAMP_max }}=\mathrm{I}_{\text {RAMP_min }} \bullet\left[\left(100 \%-\mathrm{t}_{\text {CHCLK_max }}\right) /\left(\mathrm{f}_{\text {CHCLK }} \bullet \mathrm{R}_{\text {SET_max }}\right)\right]
$$

where $I_{\text {RAMP min }}$ is the current going through $C_{\text {RAMP, }} t_{\text {CHCLK max }}$ is maximum duration of Chopper Clock High Duty Cycle provided in the specification section, $\mathrm{f}_{\mathrm{CHCLK}}$ is the frequency of the chopper clock, and $\mathrm{R}_{\text {SET_max }}$ is $\mathrm{R}_{\text {SET_nom }}$ * 1.01. The calculated value for $\mathrm{C}_{\text {RAMP }}$ is the maximum value that can guarantee the switcher to operate. A NPO dielectric capacitor is recommended for $\mathrm{C}_{\text {RAMP }}$.
When the external clock signal goes from a logic Low to a logic High, it will pull VRAMP voltage low which causes internal clock (from the square wave converter) to go Low, turning on the external power switch. When the external clock signal goes from High to Low, $\mathrm{C}_{\text {RAMP }}$ will charge up. When the VRAMP voltage exceeds internal voltage threshold, the rising edge of the internal clock from the square wave converter will reset the current limit latch getting it ready for the next cycle and turn off the external power switch. Also on a cycle-by-cycle basis, one of the following three events will shut off the power switch, depending on which event occurs first:
a) The VRAMP voltage exceeds the error voltage that is integrated on the CHS node (normal voltage feedback operation.)
b) The VRAMP voltage exceeds the internal voltage threshold.
c) The power switch current limit threshold is reached (set by $\mathrm{R}_{\mathrm{LIM}}$ ).

Cycle-by-cycle current limiting is provided by the current sense ILS ${ }_{i}$ pin which senses the external power switch current through the resistor $\mathrm{R}_{\text {LIM }}$. If this pin exceeds $\mathrm{VT}_{\text {ILS }}$, nominally -0.28 V with respect to $\mathrm{V}_{\text {SW }}$, the switching supply will set the current limit latch and shut off the external switch drive until the next time the VRAMP pin is pulled Low to reset the latch. Thus the peak inductor current, and also peak switching converter power output can be controlled on a cycle-by-cycle basis and set by the equation $\mathrm{I}_{\mathrm{LIM}}=\left(\mathrm{VT}_{\text {ILS }}\right) / R_{\text {LIM }}$.
This sensing configuration has the added benefit that if the clock signal is removed for some reason, the power switch cannot be left on indefinitely. Leaving the $\mathrm{ILS}_{i}$ pin unconnected or shorting this pin to VSW will disable current limiting, but is not recommended.
A leading edge blanking filter is added at the output of the latch to ignore the first 150 ns of a current limit event. This feature is used to ignore a false current trip that may be caused by the power switch driving the reverse recovery charge $\left(Q_{R R}\right)$ of the external power rectifier.
The on chip driver is designed to drive either an external PNP or a PMOS power device. Its output drive is clamped between $7-9 \mathrm{~V}$ below $\mathrm{V}_{\mathrm{SW}}$, and can source or sink approximately 100 mA . The driver has approximately $50 \Omega$ of source resistance. The additional resistance should be added from the $S D_{i}$ pin to the base of the external power device if a PNP is used to limit base drive for optimal efficiency.

When using a PMOS power switch, the $\mathrm{SD}_{\mathrm{i}}$ pin will be able to drive approximately 100 mA of drive current to the gate of the PMOS device, and an internal clamp will limit the drive between 7-9 V. To keep system losses to a minimum, it is recommended that low gate charge be given higher consideration over low $r_{D S(o n)}$ when selecting a power PMOS device for your application.

Figure 6. Switching Power Supply Block Diagram


Note:

* Denotes external components.
** Generated internally by band gap $\cong 1.4 \mathrm{~V}$.
*** $V_{\text {RING }}=V_{\text {RINGP }}-V_{\text {RINGM }}$
**** Preferably, the external clock should be Low in startup. For a system (codec) which has a high impedance at the clock output in start up, the additional $R_{B a s e}$ and $R_{B G}$ resistors are recommended with values of $10 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$ respectively.


## Signal Transmission

In Normal Active and Reverse Polarity states, the AC line current is sensed across the $R_{S}$ resistors (see Figure 7), summed and attenuated, and converted to voltage at the $\mathrm{CFILT}_{i}$ pin. The voltage then goes through a high pass filter implemented using the external $\mathrm{C}_{\mathrm{HPi}}$ capacitor, is amplified, and sent to the codec device at the $\mathrm{VOUT}_{i}$ pin. This output is proportional to the AC metallic component of the line voltage. Additionally, the signal transmission block receives the analog signal from the codec device. The analog signal is amplified and sent to the line. Finally, a proportion of the signal at $\mathrm{V}_{\text {OUT }}$ is fed back to the line.

There are three parameters which define the AC characteristics of the Le9502 RSLIC device. First is the input impedance presented to the line or 2-wire $\left(\mathrm{V}_{\mathrm{AB}}\right)$ side $\left(\mathrm{Z}_{2 \mathrm{WIN}}\right)$, second is the gain from the 4-wire $\left(\mathrm{V}_{\mathrm{IN}}\right)$ to the 2-wire $\left(\mathrm{V}_{\mathrm{AB}}\right)$ side $\left(\mathrm{G}_{42}\right)$, and third is the gain from the 2-wire $\left(\mathrm{V}_{\mathrm{AB}}\right)$ side to the 4-wire $\left(\mathrm{V}_{\mathrm{OUT}}\right)$ side $\left(\mathrm{G}_{24}\right)$.

## Input Impedance ( $\mathrm{Z}_{2 \mathrm{WIN}}$ )

$\mathrm{Z}_{2 \text { WIN }}$ is the impedance presented to the line at the 2-wire side and is defined by:

$$
\mathrm{Z}_{2 \mathrm{WIN}}=2 \mathrm{R}_{\mathrm{F}}+\mathrm{K}_{\mathrm{V}} \mathrm{~K}_{\mathrm{OUT}} \mathrm{R}_{\mathrm{IMT}}
$$

where $2 \cdot R_{F}$ is the total resistance of the external fuse resistors in the circuit, $R_{I M T}$ is the impedance setting resistor for return loss purpose, $\mathrm{K}_{\mathrm{OUT}}$ is the gain from $\mathrm{V}_{\mathrm{OUT}}$ to $\mathrm{V}_{\mathrm{AB}}$, and $\mathrm{K}_{\mathrm{V}}$ is the voice current gain defined in the Transmission Specifications Table. Note that the equation reveals that $Z_{2 \text { WIN }}$ is a function of the selectable resistors, $R_{I M T}$ and $R_{F}$. For example, if $R_{F}=0 \Omega$ and $R_{I M T}$ is 100 k , the terminating impedance is $600 \Omega$. This is the configuration used in this data sheet for defining the device specifications. However, in a real application, $R_{F}=50 \Omega$ is recommended, and RIMT is set to $80.6 \mathrm{~K} \Omega$ to provide an approximate $600 \Omega$ input impedance.

## 2-Wire to 4-Wire Gain ( $\mathbf{G}_{\mathbf{2 4}}$ )

The 2-wire to 4-wire gain is the gain from the phone line to the VOUT output of the Le9502 RSLIC device. To solve for $\mathrm{G}_{24}$, set $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{INP}}-\mathrm{V}_{\mathrm{INM}}=0 \mathrm{~V}$ (see Figure 7).

$$
\frac{V_{\text {OUT }}}{V_{\text {AB }}}=G_{24}=\frac{1}{\frac{2 R_{F}}{K_{V} R_{\text {IMT }}}+K_{\text {OUT }}}
$$

or

$$
\mathrm{G}_{24}=-20 \log \left(\mathrm{~K}_{\mathrm{OUT}}+\frac{2 \mathrm{R}_{\mathrm{F}}}{\mathrm{~K}_{\mathrm{V}} \mathrm{R}_{\mathrm{IMT}}}\right) \text { in } \mathrm{dB}
$$

## 4-Wire to 2-Wire Gain ( $\mathbf{G}_{\mathbf{4 2}}$ )

$G_{42}$ is the gain from the VIN input to the line. This gain is defined as $V_{A B} / V_{I N}$. For the analysis of $G_{42}$, substitute the load resistor $R_{L}$ in place of the test voltage source $V_{T}$ (see Figure 7).

$$
\frac{\mathrm{V}_{\mathrm{AB}}}{\mathrm{~V}_{\mathrm{IN}}}=G_{42}=\frac{\mathrm{K}_{I N}\left(\frac{\mathrm{R}_{\mathrm{L}}}{R_{\mathrm{L}}+2 R_{\mathrm{F}}}\right)}{\left(1+\frac{\mathrm{K}_{\mathrm{OUT}} \mathrm{R}_{I M T} \mathrm{~K}_{\mathrm{V}}}{\mathrm{R}_{\mathrm{L}}+2 \mathrm{R}_{\mathrm{F}}}\right)}
$$

or

$$
G_{42}=-20 \log \left(\frac{K_{I N}\left(\frac{R_{L}}{R_{L}+2 R_{F}}\right)}{\left(1+\frac{K_{O U T} R_{I M T} K_{V}}{R_{L}+2 R_{F}}\right)}\right) \text { in } d B
$$

where $\mathrm{K}_{\mathrm{IN}}$ is the gain from VIN to $\mathrm{V}_{\mathrm{AB}}$.

Figure 7. Transmission Block Diagram


Note:

* denotes external components.


## Fault Detection

Each channel of the Le9502 RSLIC device has a fault detection pin, $\bar{F}_{1}$ or $\bar{F}_{2}$. These pins are driven low when a longitudinal current fault or foreign voltage fault occurs. When not in Disconnect state, there are three conditions that will cause the $\bar{F}_{i}$ pin to indicate a fault condition:

- $\quad\left|I_{A}-I_{B}\right|>I_{\text {LONG }}$
- In Normal Active and Standby state, a foreign voltage fault occurs in which $\mathrm{V}_{\mathrm{A}}$ is above ground or $\mathrm{V}_{\mathrm{B}}$ is close to $\mathrm{V}_{\text {REG }}$.
- In Reverse Polarity state, a foreign voltage fault occurs in which $V_{B}$ is above ground or $V_{A}$ is close to $V_{\text {REG }}$.

In the Disconnect state, fault detection is not supported.

## Signal Conditioning

The $\overline{\mathrm{DET}}_{i}$ outputs are used for both off-hook and ring trip detection. The threshold for each of these functions is set by external components.
If the Le9502 RSLIC device is in Low Power Standby or Normal Active modes, the $\overline{\mathrm{DET}}_{i}$ output is used to indicate an off-hook condition. The following equation will set the off-hook threshold:

$$
\mathrm{R}_{\mathrm{SET}}=\frac{500 \bullet \mathrm{~V}_{\mathrm{REF}}}{\mathrm{l}_{\text {offhook_threshold }}}
$$

where $I_{\text {offhook_threshold }}$ is a user-chosen off-hook current threshold. $R_{S E T}$ is $68.1 \mathrm{k} \Omega$ as specified in the Application Circuit on page 20. This value produces a nominal off-hook threshold of 10.3 mA .
If the SLIC device is in the Ringing state, the $\overline{\mathrm{DET}}_{i}$ output will indicate the ring trip condition. The threshold for ring trip detection is set with an external resistor, RTRIP, from the $^{\text {RTRIP }}$ to VREG $_{i}$ pins. The ring trip threshold is set on a per-channel basis. To select the value of $R_{\text {TRIP }}$, the following equation is used:

$$
\mathrm{R}_{\mathrm{TRIP}}=\frac{500 \bullet\left(\mathrm{~V}_{\text {RING PK }}+10 \mathrm{~V}\right)}{\mathrm{I}_{\text {trip_threshold }}}
$$

where

$$
\left.\mathrm{V}_{\text {RING PK }}+10 \mathrm{~V} \text { (overhead voltage }\right) \approx \mathrm{V}_{\mathrm{REG}},
$$

For Zarlink's application, the ring trip current threshold is 74.6 mA which results in a $R{ }_{\text {TRIP }}$ value of $536 \mathrm{k} \Omega$. $\mathrm{C}_{\text {TRIP }}$ is used as a transient filter to debounce the output ring trip signal at the $\overline{D E T}_{i}$ pin. The value for $\mathrm{C}_{\text {TRIP }}$ is nominally 47 nF as in the Application Circuit on page 20.
The $\mathrm{RDC}_{\mathrm{i}}$ pin is used to set the DC feed current limit, as described in DC Feed on page 4.

## Thermal Overload

When the die temperature around the power amplifier of a Le9502 RSLIC device channel reaches approximately $160^{\circ} \mathrm{C}$, the $\overline{\mathrm{F}}_{\mathrm{i}}$ pins are pulled Low and $V_{\text {REG }}$ will collapse. At the same time, all the blocks controlling that channel of the device are shut off, except for the logic interface block. The SLIC channel goes into a state similar to Disconnect, making the line current zero. When the temperature drops below $145^{\circ} \mathrm{C}$, the SLIC channel returns to its previous state. It is important to recognize that even while a channel experiences thermal overload, the state of the device can be modified.

## Reference Current Generator

To set the hook switch threshold for both channels, an external resistor $\left(R_{S E T}\right)$ from ISET to AGND pins is used. For $R_{S E T}$ value, please refer to Line Card Parts List on page 21.

Moreover, internally this block generates $\mathrm{I}_{\text {RAMP }}$ which is used to help set the frequency of operation desired for the switcher.

## Control Logic

Each channel of the Le9502 RSLIC device has three input pins from a codec device (CHS, C2, and C1). The inputs set the operational state of each channel. There are five operational SLIC device states (See Table 1): Low Power Standby, Disconnect, Normal Active, Reverse Polarity, and Ringing

Table 1. SLIC Device Operating States

| CHS | C2 | C1 | Operating State | Description |
| :--- | :---: | :---: | :--- | :--- |
| Float | 0 | 0 | Low Power Standby | Voice Transmission Disabled. Loop current capability is reduced. |
| Float | 0 | 1 | Reverse Polarity | Similar to normal active, but DC polarity is reversed so that the Ring lead is <br> more positive than the Tip. Supports on hook transmission. |
| Float | 1 | 0 | Normal Active | SLIC device fully operational. Supports on hook transmission. |
| Float | 1 | 1 | Ringing | Ringing state with $V_{A B}$ set to $\mathrm{K}_{\mathrm{R}} \cdot\left(\mathrm{V}_{\text {RINGP }}-\mathrm{V}_{\text {RINGM }}\right)$. The switching supply <br> maintains minimum headroom for the sourcing and sinking amplifiers in order <br> to maximize power efficiency. |
| Pull <br> Low * | 0 | 0 | Disconnect** | SLIC device is shut down. Mainly used if a line fault is detected or to shut down <br> a line. |

## Note:

* See CHS Specifications on page 17.
** Standby state with switcher turned off.


## CONNECTION DIAGRAM



Note:

1. Pin 1 is marked for orientation.

## PIN DESCRIPTIONS

| Pin Name | Type | Description |
| :---: | :---: | :---: |
| AGND | Ground | Analog and digital ground return for VCC circuitry (common to both channels). |
| $\mathrm{A}_{1,2}$ (TIP) | Output | A (TIP lead) power amplifier output for channels 1 and 2. |
| $\mathrm{BGND}_{1,2}$ | Ground | Battery ground return for power amplifiers on channel 1 and 2. |
| $\mathrm{B}_{1,2}$ (RING) | Output | B (RING lead) power amplifier output for channels 1 and 2. |
| $\mathrm{C1}_{1}, \mathrm{C} 2_{1}$ | Input | Logic control inputs to control channel 1 state. |
| $\mathrm{C1}_{2}, \mathrm{C2}_{2}$ | Input | Logic control inputs to control channel 2 state. |
| $\mathrm{CFILT}_{1,2}$ | Output | AC coupling pin for 4-wire amplifier |
| $\mathrm{CHS}_{1,2}$ | Input | Compensation node for switching power supply channels 1 and 2. |
| $\overline{\mathrm{DET}}_{1,2}$ | Output | Loop detector or ring trip detector output, depending on state of control bits. If the SLIC device is in Ringing state then ring trip indication is given, if the SLIC device is in Low Power Standby, Normal Active or Reverse Polarity then hook switch indication is given. |
| $\bar{F}_{1,2}$ | Output | Fault detect pin for channels 1 and 2. A low indicates a fault for the respective channel, which can be triggered by large longitudinal current, ground key, or thermal overload. |
| $\mathrm{ILS}_{1,2}$ | Input | Voltage sense pin to limit peak current in external switching power supply transistor (channels 1 and 2). |
| ISET | Input | Dual purpose pin: 1. sets the hook switch detection threshold (for both channels); 2. sets the current source for triangle wave generation for the switching power supply. |
| $\mathrm{LPF}_{1,2}$ | Output | A capacitor tied to from this pin to AGND stabilizes the DC feed loop, and lowers Idle Channel Noise. |
| RDC | Input | Resistor connection to GND. Sets DC feed current limit, I LTH (common to both channels). |
| $\mathrm{RTRIP}_{1,2}$ | Input | Network tied from RTRIP to VREG. Sets the ring trip threshold detection level. |
| $\mathrm{SD}_{1,2}$ | Output | Base (gate) drive for switching power supply transistor (channels 1 and 2). |
| VCC | Supply | Positive supply for internal VCC circuitry (common to both channels). |
| $\mathrm{VHP}_{1,2}$ | Output | High pass invert summing node of the VOUT amplifier driven by the AC current coming from CFILT $_{1}$ and CFILT $_{2}$. |
| $\mathrm{VOUT}_{1,2}$ | Output | Analog (4-wire side) VOUT amplifier transmit output |
| $\begin{aligned} & \mathrm{VINM}_{1,2} \\ & \mathrm{VINP}_{1,2} \end{aligned}$ | Input | Differential (P-M) analog (4-wire side) voice signal input. |
| VRAMP | Input | Switching power supply ramp voltage that sets the frequency of the switcher and the maximum duty cycle (common to both channels). |
| $\operatorname{VREG}_{1,2}$ | Supply | Negative power supply generated by SLIC device Switching Regulator. (channels 1 and 2) |
| VRINGP, VRINGM | Input | Differential ringing input (common to both channels). |
| VSW | Supply | Positive supply used by the SLIC device to generate the negative regulated supplies of $\mathrm{VREG}_{1}, \mathrm{VREG}_{2}$ (common to both channels). |
| Exposed Pad | Isolated | Exposed pad on underside of device must be connected to a heat spreading area. The AGND plane is recommended. |

## ABSOLUTE MAXIMUM RATINGS

Stresses above those listed under Absolute Maximum Ratings can cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods can affect device reliability.

| Storage temperature | -55 to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Ambient temperature, under bias | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ with respect to AGND | -0.4 to +6.5 V |
| $\mathrm{V}_{\text {REG }}$ with respect to BGND | +0.4 to -115 V |
| BGND with respect to AGND | -100 to 100 mV |
| A (TIP) or B (RING) to BGND: <br> Continuous $\begin{aligned} & 10 \mathrm{~ms}(F=0.1 \mathrm{~Hz}) \\ & 1 \mu \mathrm{~s}(\mathrm{~F}=0.1 \mathrm{~Hz}) \\ & 250 \mathrm{~ns}(F=0.1 \mathrm{~Hz}) \end{aligned}$ | $V_{\text {REG }}-1$ to BGND +1 <br> $V_{\text {REG }}-5$ to BGND +5 <br> $V_{\text {REG }}-10$ to BGND +10 <br> $\mathrm{V}_{\text {REG }}-15$ to BGND +15 |
| Current from A (TIP) or B (RING) | $\pm 150 \mathrm{~mA}$ |
| C1 and C2 with respect to AGND | -0.4 to VCC + 0.4 V |
| CHCLK | AGND to VCC |
| $\mathrm{V}_{\text {SW }}$ | BGND to +44 V |
| Maximum power dissipation, $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ (See notes) | 1.8 W |
| Thermal Data: In 44-pin eTQFP package | $\begin{aligned} & \theta_{\mathrm{JA}} \\ & 32^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ |
| Thermal Data: <br> In 44-pin eTQFP package | $\begin{aligned} & \hline \theta_{\mathrm{JC}} \\ & 9.2^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ |
| ESD Immunity (Human Body Model) | JESD22 Class 1C compliant |

## Note:

Thermal limiting circuitry on chip will shut down the circuit at a junction temperature of about $160^{\circ} \mathrm{C}$. Continuous operation above $145^{\circ} \mathrm{C}$ junction temperature may degrade device reliability.
The thermal performance of a thermally enhanced package is assured through optimized printed circuit board layout. Specified performance requires that the exposed thermal pad be soldered to an equally sized exposed copper surface, which, in turn, conducts heat through 160.3 mm diameter vias on a 1.27 mm pitch to a large (> $500 \mathrm{~mm}^{2}$ ) internal copper plane. (Refer to Zarlink application note Layout Considerations for the Le77D112 and Le9502 RSLIC devices, document ID\# 081013).

## Package Assembly

Green package devices are assembled with enhanced environmental, compatible lead-free, halogen-free, and antimony-free materials. The leads possess a matte-tin plating which is compatible with conventional board assembly processes or newer leadfree board assembly processes. The peak soldering temperature should not exceed $245^{\circ} \mathrm{C}$ during printed circuit board assembly.
Refer to IPC/JEDEC J-Std-020B Table 5-2 for the recommended solder reflow temperature profile.

## OPERATING RANGES

Zarlink guarantees the performance of this device over commercial ( $0^{\circ}$ to $70^{\circ} \mathrm{C}$ ) and industrial ( $-40^{\circ}$ to $85^{\circ} \mathrm{C}$ ) temperature ranges by conducting electrical characterization over each range, and by conducting a production test with single insertion coupled to periodic sampling. These characterization and test procedures comply with section 4.6.2 of Bellcore GR-357-CORE Component Reliability Assurance Requirements for Telecommunications Equipment.

## Environmental Ranges

| Ambient Temperature | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ |
| :--- | :--- |

## Electrical Ranges

| $\mathrm{V}_{\mathrm{CC}}$ | $3.3 \mathrm{~V} \pm 5 \%$ |
| :--- | :--- |
| $\mathrm{~V}_{\mathrm{SW}}$ | 8 to 40 V |
| $\mathrm{~V}_{\text {REG }}$ | -7 to -110 ( 0 V in Disconnect state $).$ |

## ELECTRICAL CHARACTERISTICS

Unless otherwise noted, test conditions are: $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW}}=12.0 \mathrm{~V}$, $\mathrm{AGND}=\mathrm{BGND}$, no fuse resistors, $\mathrm{R}_{\mathrm{L}}=600 \Omega, 85 \mathrm{kHz} \mathrm{CHCLK}, \mathrm{I}_{\mathrm{LTH}}=20 \mathrm{~mA}\left(\mathrm{R}_{\mathrm{DC}}=34.8 \mathrm{k} \Omega\right)$. Ringing configuration is $\mathrm{V}_{\text {RING }}=\mathrm{V}_{\text {RINGP }}-\mathrm{V}_{\text {RINGM }}=0.7 \mathrm{Vpk}$. 20 Hz sinusoidal. Please refer to Test Circuit on page 19 for all other component values.
Supply Currents and Power Dissipation

| Operation States | Condition | 3.3 V VCC Supply Current (mA) |  |  | VREG Supply Current (mA) (Note 4) |  |  | VREG Supply Power (mW) |  |  | SLIC Device Power (mW) (Note 5) |  |  | VSW Pin <br> Current (mA) | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| Standby | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=\text { open } \\ & \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} \end{aligned}$ | 3.0 | 5.5 | 8.0 | 0.25 | 1.0 | 3.5 | 15.0 | 50.0 | 130.0 | 20.0 | 75.0 | 130.0 | 2.0 | 1 |
| Disconnect | $\begin{aligned} & R_{\mathrm{L}}=\text { open } \\ & \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} \end{aligned}$ | 2.0 | 5.0 | 7.5 | - | 0.1 | - | 0.0 | 0.5 | 3.0 | 5.0 | 15.0 | 25.0 | 0.1 | 1 |
| Active | $\begin{aligned} & R_{\mathrm{L}}=\text { open } \\ & \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} \end{aligned}$ | 4.0 | 7.0 | 10.0 | 1.0 | 3.0 | 5.0 | 50.0 | 200.0 | 360.0 | 100.0 | 215.0 | 320.0 | 2.5 | 1 |
|  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega \\ & \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \end{aligned}$ | 4.0 | 7.5 | 10.0 | 28.0 | 38.0 | 48.0 | 500.0 | 850.0 | 1150.0 | 250.0 | 475.0 | 650.0 | 4.1 | 1 |
|  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=900 \Omega \\ & \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \end{aligned}$ | - | 7.0 | - | - | 26.0 | - | - | 820.0 | - | - | 360.0 | - | 4.6 | 1,2 |
| Pol Rev | $\begin{aligned} & R_{\mathrm{L}}=\text { open } \\ & \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} \end{aligned}$ | 4.0 | 7.0 | 10.0 | 1.0 | 3.0 | 5.0 | 50.0 | 200.0 | 360.0 | 100.0 | 215.0 | 320.0 | 2.5 | 1,2 |
|  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega \\ & \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \end{aligned}$ | 4.0 | 7.5 | 10.0 | 28.0 | 38.0 | 48.0 | 500.0 | 850.0 | 1150.0 | 250.0 | 525.0 | 650.0 | 4.1 | 1 |
|  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=900 \Omega \\ & \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \end{aligned}$ | - | 7.0 | - | - | 26.0 | - | - | 833.0 | - | - | 360.0 | - | 4.6 | 1,2 |
| Ringing | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=\text { open } \\ & \mathrm{V}_{\mathrm{RING}}=0.7 \mathrm{Vac} \end{aligned}$ | - | 7.0 | - | - | 3.0 | - | - | 152.0 | - | - | 180.0 | - | 2.1 | 1,2 |
|  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=1400 \Omega \\ & \mathrm{~V}_{\mathrm{RING}}=0.7 \mathrm{Vac} \end{aligned}$ | 4.0 | 7.5 | 10.0 | 33.0 | 38.0 | 42.0 | 2000.0 | 2500.0 | 2900.0 | 500.0 | 800.0 | 1010.0 | 5.7 | 1,3 |

1. Values shown are for one channel only but are tested with both channels in the same state.
2. Not tested in production. Parameter is guaranteed by characterization or correlation to other tests.
3. Production test forces Vin $=0.5 \mathrm{Vdc}$ which is equivalent to $V_{\text {RING }}=0.7 \mathrm{Vac}$.
4. $\quad \mathrm{I}_{\mathrm{VSW}}=\frac{\mathrm{V}_{\mathrm{REG}} \bullet \mathrm{I}_{\mathrm{VREG}}}{\eta \bullet \mathrm{V}_{\mathrm{SW}}}$, where $\eta=$ efficiency. For our recommended circuit, an efficiency of 0.6 can be assumed under heavy loads.
 the external switcher.

## SPECIFICATIONS

## Device Specifications



| Specification | Condition | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VT}_{\text {ILS }}$ (current limit sense threshold) |  | 0.25 | 0.28 | 0.31 | V | 3. |
| ILS ${ }_{\text {i }}$ | Input impedance |  | 7000 |  | $\Omega$ |  |
|  | Bias current | -1 |  | +1 | $\mu \mathrm{A}$ |  |
| $S D_{i}$ | Output impedance |  | 50 |  | $\Omega$ |  |
|  | Slew Rate negative | 3 |  |  | V/usec |  |
|  | Slew Rate positive | 25 |  |  |  |  |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \text { where } \mathrm{V}_{\mathrm{SW}} \geq 12 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{BD}}=330 \Omega \end{aligned}$ | $\mathrm{V}_{\text {SW }}-0.4$ | $\mathrm{V}_{\text {Sw }}-0.3$ | $\mathrm{V}_{\text {sw }}$ | V |  |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \text { where } \mathrm{V}_{\mathrm{SW}} \geq 12 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{BD}}=330 \Omega \end{aligned}$ |  | $\mathrm{V}_{\text {SW }}-8.0$ |  |  |  |
| $\mathrm{CHS}_{\mathrm{i}}$ | Input impedance |  | 1 |  | $\mathrm{M} \Omega$ |  |
|  | Ringing |  |  | 180 | $\mu \mathrm{A}$ |  |
|  | Standby and Active |  |  | 75 |  |  |
|  | Disconnect |  |  | 1 |  |  |
| $\mathrm{I}_{\text {RAMP }}$ | CRAMP current | 72.0 | 82.2 | 92.9 |  |  |
| ISET | Input impedance |  | 10 |  | $\Omega$ | 3. |
|  | Input voltage tolerance | 1.33 | 1.4 | 1.47 | V |  |
| Power Supply Rejection Ratio at the 2-wire Interface |  |  |  |  |  |  |
| $\mathrm{V}_{\text {cc }}$ | 200 to $4000 \mathrm{~Hz}, 50 \mathrm{mVrms}$ 4 k to 50 kHz | 25 | 45 |  | dB |  |
|  |  | 20 | 40 |  |  | 4. |
| $\mathrm{V}_{\mathrm{REG}}$ to $\mathrm{V}_{\mathrm{AB}}$ | 200 to $4000 \mathrm{~Hz}, 100 \mathrm{mVrms}$ | 25 | 45 |  |  |  |
|  | 4 k to 50 kHz | 20 | 40 |  |  | 4. |
|  | 50k to 100k | 15 | 30 |  |  | 4. |
| Longitudinal Capability |  |  |  |  |  |  |
| Longitudinal balance | $\mathrm{R}_{\mathrm{L}}=600 \Omega, 300 \text { to } 3400 \mathrm{~Hz}, 0$ <br> dBm , Active and Reverse Polarity | 46 | 63 |  | dB |  |
| T-L balance | $1 \mathrm{kHz}, 0 \mathrm{dBm}$ | 40 | 50 |  |  |  |
| Longitudinal current per pin | $\mathrm{A}(\mathrm{TIP})$ or B(RING) | 30 |  |  | mA | 4. |
| Longitudinal impedance | A(TIP) or B(RING), <br> 0 to 100 Hz |  | 1 | 5 | $\Omega / \mathrm{pin}$ | 4. |
| Longitudinal current detect, ILong | $\bar{F}_{i}$ low | 18 | 26 | 35 | mA |  |
| Transmission Performance |  |  |  |  |  |  |
| 2WRL | 300 to 3400 Hz , for $600 \Omega$ | 26 |  |  | dB | 4. |
| $\mathrm{V}_{\text {IN }}$ to $\mathrm{V}_{\text {AB }}\left(\mathrm{K}_{\text {IN }}\right)$ | $\mathrm{R}_{\mathrm{L}}=$ open, 0dBm, 2-wire | 9.34 | 9.54 | 9.74 |  |  |
| $\mathrm{V}_{\text {OUT }}$ to $\mathrm{V}_{\text {AB }}\left(\mathrm{K}_{\text {OUT }}\right)$ |  | 9.34 | 9.54 | 9.74 |  | 4. |
| Gain Accuracy, 2-Wire to 4-Wire | 0dBm, 1 kHz | -9.74 | -9.54 | -9.34 |  |  |
| Gain Accuracy, 4-Wire to 2-Wire | OdBm, 1 kHz | 3.32 | 3.52 | 3.72 |  |  |
| Gain Accuracy, 4-Wire to 4-Wire | OdBm, 1 kHz | -6.42 | -6.02 | -5.62 |  |  |
| $\mathrm{K}_{\mathrm{V}}$, Voice Current gain | Line Test:, Standby, $\mathrm{I}_{\mathrm{L}}<\|20 \mathrm{~mA}\|$ Active or Rev. Pol.L, $\mathrm{I}_{\mathrm{L}}<\|80 \mathrm{~mA}\|$ Ringing, $\mathrm{I}_{\mathrm{L}}<\|100 \mathrm{~mA}\|$ | $\frac{1}{520}$ | $\frac{1}{500}$ | $\frac{1}{480}$ | A/A | 3. |


| Specification | Condition | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Gain Accuracy over frequency | $\begin{aligned} & \hline \hline \text { Relative to gain at } 1 \mathrm{kHz} \\ & 300 \text { to } 3400 \mathrm{~Hz} \end{aligned}$ | -0.1 |  | +0.1 | dB |  |
| Gain tracking at 1 kHz , relative to 0 dBm | -30 dBm to +3 dBm , 2-Wire | -0.1 |  | +0.1 |  |  |
|  | -55 dBm to $-30 \mathrm{dBm}, 2-$ Wire | -0.1 |  | +0.1 |  | 4. |
| Gain tracking, On Hook, relative to 0 dBm | 0 to $-30 \mathrm{dBm}, 2$-wire | -0.15 |  | +0.15 |  | 4.,5. |
|  | +3 to $0 \mathrm{dBm}, 2$-wire | -0.35 |  | +0.35 |  |  |
| THD (Total Harmonic Distortion) | $0 \mathrm{dBm}, 2$-wire, 1 kHz |  | -64 | -50 |  |  |
|  | +7 dBm, 2-wire, 1 kHz |  | -55 | -40 |  |  |
| THD, On hook | $0 \mathrm{dBm}, 2$-wire, 1 kHz |  |  | -36 |  | 5. |
| Overload Level, 2-Wire | Active or Polarity Reversal | 2.5 |  |  | V | $\underline{2}$ |
| ICN | C-message |  | 12 | 15 | dBrnC | 4. |
| ICN | Psophmetric |  | -78 | -75 | dBmP |  |
| $\mathrm{CFILT}_{\mathrm{i}}$ | Output impedance |  | 8000 |  | $\Omega$ | 3., 6. |
|  | Drive capability, Active State | -150 |  | +150 | $\mu \mathrm{A}$ |  |
| $\mathrm{VHP}_{\mathrm{i}}$ | Input impedance |  | 5 |  | $\Omega$ |  |
|  | Offset voltage with respect to $V_{\text {REF }}$ | -20 |  | +20 | mV | 3.,그․ |
| VOUT $_{i}$ | Offset voltage with respect to $V_{\text {REF }}$ | -40 |  | +40 | mV |  |
|  | Capacitive load on VOUT to AGND |  |  | 100 | pF | 3. |
|  | Resistive load on VOUT to AGND | 20 |  |  | k $\Omega$ |  |
|  | Drive capability, $\mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega$ | $\frac{\mathrm{V}_{\text {REF }}-1}{20 \mathrm{k}}$ |  | $\frac{\mathrm{V}_{\text {REF }}+1}{20 \mathrm{k}}$ | $\mu \mathrm{A}$ | 3.,7. |
|  | VOUT Output Range | 0.4 |  | 2.4 | V | 3. |
|  | VOUT Common Mode |  | 1.4 |  |  |  |
| VINP - VINM | Offset voltage voice | -20 |  | +20 | mV |  |
|  | Differential Input Impedance | 200 |  |  | $\mathrm{k} \Omega$ |  |
|  | Differential Mode Input | -1 |  | 1 | V |  |
|  | VINP, VINM Input Range | -0.3 |  | 2.4 |  |  |
| Metering gain | $\mathrm{R}_{\mathrm{L}}=300 \Omega$, 12.0 kHz , Active | 0 | 0.25 | 0.5 | dB | 4. |
|  | $\mathrm{R}_{\mathrm{L}}=300 \Omega$, 16.0 kHz , Active |  |  |  |  |  |
| Metering distortion,$\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{~V}_{\mathrm{AB}}=1.5 \mathrm{Vpk}$ | Frequency $=12 \mathrm{kHz}$, Active |  | -45 | -40 | dB | 4. |
|  | Frequency $=16 \mathrm{kHz}$, Active |  |  |  |  |  |
| Crosstalk Between Channels |  |  |  |  |  |  |
| Crosstalk coupling loss | F $=200 \mathrm{~Hz}$ to 3.4 kHz |  |  | -75 | dB |  |
| Logic Interface |  |  |  |  |  |  |
| Inputs (C1, C2) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ |  |  |  | 0.8 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 |  |  |  |  |
| ILL | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ | -100 | 0 | 100 | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\mathrm{H}}$ | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ | -100 | 30 | 100 |  |  |
| $\mathrm{CHS}_{\text {IL }}$ | $\mathrm{V}_{\text {IN }}=50 \mathrm{mV}$ |  | 90 |  | $\mu \mathrm{A}$ | 4. |
| $\mathrm{CHS}_{\text {Float_Leakage }}$ |  | -1 |  | +1 |  | 4. |


| Specification | Condition | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Outputs ( $\bar{F}_{1}, \overline{\mathrm{~F}}_{2}$ ) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{l}_{\text {OUT }}=-25 \mu \mathrm{~A}$ | 2.4 | 2.8 |  | V |  |
| $\mathrm{V}_{\text {OL }}$ | IOUT $=25 \mu \mathrm{~A}$ |  | 0.2 | 0.4 |  |  |
| $\overline{\text { DET }}$ Pin Characteristics |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\text {OUT }}=-165 \mu \mathrm{~A}$ | 2.4 | 2.8 |  | V |  |
| $\mathrm{V}_{\text {OL }}$ | $\mathrm{I}_{\text {OUT }}=165 \mu \mathrm{~A}$ |  | 0.2 | 0.4 |  |  |

## Note:

1. $\quad V_{A B}=$ Voltage between the $A_{i}(T I P)$ and $B_{i}$ (RING) pins.
2. Overload level is defined when $T H D=1 \%$.
3. Guaranteed by design.
4. Not tested in production. Parameter is guaranteed by characterization or correlation to other tests.
5. When On hook, $R_{L D C}$ is open circuit, $R_{L A C}=600 \Omega$.
6. Layout should have less than 10 pF from pin to ground.
7. $\mathrm{V}_{\text {REF }}$ is an internal value of typically $\mathrm{V}_{\mathrm{REF}}=1.4 \mathrm{~V}$.

## TEST CIRCUIT

Per Channel


Note:

* Denotes pins that are common to both channels.
$i=$ per channel component/pin


## APPLICATION CIRCUIT



Note:

* Denotes pins that are common to both channels.
${ }^{* *} V_{C M}$ is the bias voltage, which is $\geq$ (maximum ADC input voltage / 2)
*** Total fuse resistance $=100 \Omega$ guarantees a minimum DC load.


## LINE CARD PARTS LIST

The following list defines the parts and part values required to meet target specification limits for channel i of the line card ( $\mathrm{i}=1,2$ ). The protection circuit is included.

| Item | Quantity (see note 1) | Type | Value | Tol. | Rating | Comments | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{1}$ | 1 | Capacitor | 100 nF | 10\% | 16 V | Panasonic / ECJ-1VB1C104K, 0603 |  |
| $\mathrm{C}_{\text {BDi }}$ | 2 | Capacitor | 27 nF | 10\% | 16 V | Panasonic / ECJ-1VB1C273K, 0603 |  |
| $\mathrm{C}_{\mathrm{ESR}}$, CVREGi | 4 | Capacitor | 0.1uF | 10\% | 200 V | CalChip / GMB31X7R104K200NT, 1206 |  |
| $\mathrm{C}_{\text {FOUTi }}$ | 2 | Capacitor | $1 \mu \mathrm{~F}$ | 10\% | 50 V | Panasonic / ECJ-1VC1H100D, 0603 |  |
| $\mathrm{C}_{\mathrm{HSi}}$ | 2 | Capacitor | 1 nF | 10\% | 50 V | Panasonic / ECJ-1VC1H102J, 0603 |  |
| $\mathrm{C}_{\mathrm{HPi}}$ | 2 | Capacitor | $1.5 \mu \mathrm{~F}$ | 10\% | 6.3 V | Panasonic / ECJ-2YB0J155K, 0805 |  |
| $\mathrm{C}_{\text {LPFi }}$ | 2 | Capacitor | $\begin{gathered} \hline 4.7 \mu \mathrm{~F} \\ \text { Tantalum } \end{gathered}$ | 10\% | 6.3 V | Panasonic / ECS-TOJY475R, 1206 |  |
| $\mathrm{C}_{\text {RAMP }}$ | 1 | Capacitor | 470 pF | 5\% | 50 V | Panasonic / ECJ-1VC1H471J, 0603 |  |
| $\mathrm{C}_{\text {TRIPi }}$ | 2 | Capacitor | 47 nF | 10\% | 50 V | Panasonic / ECJ-1VB1C473K, 0603 |  |
| $\mathrm{C}_{\text {SW }}$ | 1 | Capacitor | $220 \mu \mathrm{~F}$ Alum. Elect. | 20\% | 25 V | Panasonic / ECE-V1EA221UP, 8mmCan |  |
| $\mathrm{C}_{\text {SW1 }}$ | 1 | Capacitor | 100 nF | 10\% | 50 V | Panasonic / ECJ-2YB1H104K, 0805 |  |
| $\mathrm{C}_{\text {FLi, }}$ | 2 | Capacitor | $2.2 \mu \mathrm{~F}$ | 20\% | 200 V | United Chemi / THCR70E2D225MT, 3025 |  |
| $\mathrm{C}_{\text {VREGii }}$ | 2 | Capacitor | $1.0 \mu \mathrm{~F}$ | 10\% | 300 V | Tecate / CMC-300/105KX1825T060 |  |
| $\mathrm{D}_{\text {Swi }}$ | 2 | Diode | ES2C |  | 2 A | General Semi. / ES2C, DO-214AA |  |
| DD1 | 1 | Diode | 4148CC |  | 200 mA | Fairchild / MMBD4148CC, SOT-23 |  |
| DD2i | 2 | Diode | BAV99 |  | 200 mA | Fairchild / BAV99, SOT-23 |  |
| $\mathrm{L}_{\text {swi }}$ | 2 | Inductor | $47 \mu \mathrm{H}$ |  | 2.95 A | Cooper Coiltronics / DR127-470 |  |
| LVREGi | 2 | Inductor | $150 \mu \mathrm{H}$ |  | 205 mA | Coilcraft 1812LS154X_B |  |
| $\begin{aligned} & \text { PTC }_{1 \mathrm{i}}, \\ & \text { PTC }_{2 \mathrm{i}} \end{aligned}$ | 4 | PTC | $50 \Omega$ |  |  | AsiaCom / MZ2L-50R |  |
| $\mathrm{Q}_{\text {RAMP }}$ | 1 | N-channel MOSFET | FDV301N |  |  | Fairchild / FDV301N, SOT-23 |  |
| $Q_{\text {SWi }}$ | 2 | PNP Transistor | FZT955 |  | -140 V | Zetex / FZT955TA, SOT-223 |  |
| $\mathrm{R}_{\text {BDi }}$ | 2 | Resistor | $180 \Omega$ | 1\% | $1 / 8 \mathrm{~W}$ | Yageo / 9C08052A1800FKHFT, 0805 |  |
| $\mathrm{R}_{\text {CLK }}$ | 1 | Resistor | 1 k | 1\% | 1/16 W | Panasonic / ERJ-3EKF1002V, 0603 |  |
| $\mathrm{R}_{\mathrm{DC}}$ | 1 | Resistor | 34.8 k | 1\% | 1/16 W | Panasonic / ERJ-3EKF3482V, 0603 |  |
| $\mathrm{R}_{\text {IMTi }}$ | 2 | Resistor | 84.5 k | 1\% | 1/16 W | Panasonic / ERJ-3EKF84R5V, 0603 |  |
| $\mathrm{R}_{\text {LIMi }}$ | 2 | Resistor | $0.1 \Omega$ | 1\% | $1 / 4 \mathrm{~W}$ | Panasonic / ERJ-L14KF10CU, 1210 |  |
| $\mathrm{R}_{\text {OUTi }}$ | 2 | Resistor | 51 k | 5\% | 1/16 W | Panasonic / ERJ-3GEYJ513V, 0603 |  |
| $\mathrm{R}_{\text {SET }}$ | 1 | Resistor | 68.1 k | 1\% | 1/16 W | Panasonic / ERJ-3EKF6812V, 0603 |  |
| $\mathrm{R}_{\text {TRIPi }}$ | 2 | Resistor | 536 k | 1\% | 1/16 W | Panasonic / ERJ-3EKF5363V, 0603 |  |
| U1 | 1 | SLIC | Le9502 | - | - | Zarlink / Le79502, 44-pin eTQFP |  |
| U2 | 1 | CODEC | - | - | - | - |  |
| U3 | 1 | Protection | TISP61089 | -170V | 30A | Bourns / TISP61089BDR, DOO8 |  |

## Note:

1. Quantities required for a complete two-channel solution.

## PHYSICAL DIMENSIONS

## 44-Pin eTQFP



## Note:

Packages may have mold tooling markings on the surface. These markings have no impact on the form, fit or function of the device. Markings will vary with the mold tool used in manufacturing.

## REVISION HISTORY

## Revision A1 to B1

- In Absolute Maximum Ratings, the following changes were made:
- Changed $\mathrm{T}_{\mathrm{A}}$ from $22.7^{\circ}$ to $32^{\circ} \mathrm{C} / \mathrm{W}$
- Added another note describing eTQFP package
- In Supply Currents and Power Dissipation, Ringing operation state, removed condition $\mathrm{V}_{\text {IN }}=0.7 \mathrm{~V}_{\mathrm{DC}}$
- In Device Specifications, Metering gain, changed min, typ, and max values from 4.24, 4.44, and 4.64, respectively, to $0.2,0$, and 0.2 , respectively
- In Device Specifications, Logic Interface, $\mathrm{I}_{\mathrm{IH}}$, changed min and max values from $\pm 40$ to $\pm 50$.
- Updated Switching Power Supply block diagram
- Updated Application Circuit and Parts List
- Updated Physical Dimensions drawing


## Revision B1 to C1

- In Features, the following changes were made:
- Removed (5V Tolerant) statement.
- Changed "5REN" statement to "70 Vpk @ 5REN"
_ Changed "Up to 90 Vpk, Balanced" statement to " 90 Vpk capable".
- In Related Literature, added references to Le9500 and Le9501 data sheets.
- In Two-Wire Interface, updated the paragraph under the "Ringing" section.
- In Electrical Characteristics, the following changes were made:
- Removed " $0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<70^{\circ} \mathrm{C}$ " statement.
- Updated the entire table entry.
- Changed "VIN" to "V VING " for Ringing State and in Note 3.
- In Device Specifications, the following changes were made:
- Increased VREG typical and maximum specifications.
- Removed " $R_{L}=34.8 \mathrm{k} \Omega$ " from $\mathrm{I}_{\mathrm{LTH}}$ accuracy and added note 4.
- Increased $I_{S C}$ typical and maximum specifications, and added $R_{L}=600 \Omega$ case.
- Updated DC feed graphic and $I_{S C}$ nominal value to reflect typical value of ( $\mathrm{I}_{\mathrm{LTH}}+17.0 \mathrm{~mA}$ ).
- Added $\mathrm{I}_{\mathrm{L}}$ accuracy @ $\mathrm{R}_{\mathrm{L}}=600 \Omega$ case.
- Increased $\mathrm{I}_{\text {offhook_threshold }}$ typical and maximum specifications and merged "mA" column units.
- Changed "Vin $=0.9 \mathrm{Vpk}$ " references to "Vin $=0.7 \mathrm{Vpk}$ ".
- Increased $\mathrm{I}_{\text {RSC }}$ typical and maximum specifications and added note 4.
- Added note 4. to "VRINGP, VRINGM Input Range".
- Added note 7. to $\mathrm{K}_{\mathrm{R}}$ and Ringing distortion.
- Adjusted $\mathrm{SD}_{\mathrm{i}}, \mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ : minimum, typical and maximum values and merged "uA" column units.
- Adjusted $\mathrm{I}_{\text {LONG }}$ minimum and maximum specifications.
- Added note 4. to "Negative foregin voltage threshold at $\mathrm{V}_{\mathrm{A}}$ or $\mathrm{V}_{\mathrm{B}}$ ".
- Removed "TBD" references and filled with data accordingly.
- Updated "Metering gain" minimum, typical, and maximum specifications.
- Adjusted $\mathrm{I}_{\mathrm{IL}}, \mathrm{I}_{\mathrm{IH}}, \mathrm{CHS}_{\mathrm{IL}}$, and $\mathrm{CHS}_{\text {Float_Leakage }}$ minimum, typical, and maximum specifications.
- Added note 4. to $\mathrm{CHS}_{\mathrm{IL}}$ and $\mathrm{CHS}_{\text {Float_Leakage }}$.
- Add Note. 7 definition.
- Updated Test Circuit, Application Circuit and Parts List.
- Added "***" definition for PTCi fuse in Application Circuit.


## Revision C1 to D1

- Added green package OPN to Ordering Information on page 1
- Added Package Assembly on page 13
- In Device Specifications, Metering Gain, changed min/typ/max values from $-0.5, .2, .05$ to $0, .25$, and .5 , respectively.


## Revision D1 to E1

- In Electrical Characteristics, the following changes were made:
- Updated the entire table entry.
- In Device Specifications, the following changes were made:
- Increased $V_{A B}$ maximum specifications for Standby.
- Lowered $V_{\text {REG }}$ minimum specifications.
- Added "I $\mathrm{I}_{\mathrm{LTH}}=20 \mathrm{~mA}$ " for $\mathrm{I}_{\mathrm{SC}}$, and $\mathrm{I}_{\mathrm{L}}$. This required increase in 'Condition' table size and squeezing the 'Note' column.
- Increased I ${ }_{S C}$ maximum specifications
- Increased $\mathrm{I}_{\text {trip_threshold }}$ typical specifications and added " $\mathrm{V}_{\text {REG }} \mathrm{i}=-85 \mathrm{~V}$ " in the 'Condition' column.
- Removed note 7 definition and references to it from $K_{R}$ and Ringing distortion. Changed note 8 references to note 7 (as note 8 definition now defaults to note 7).
- Increased ILONG typical specifications.
- Added note 4. to "Gain tracking, On Hook, relative to 0 dBm ".
- Updated "Metering gain" minimum, typical, and maximum specifications.
- Added "Active" for the 12 kHz "Metering gain" and "Metering distortion".
- Updated Test Circuit, the following changes were made:
- Changed CSW, CFL, CVREG, CHS, and LVREG values.


## Revision E1 to F1

- In Electrical Characteristics, the following changes were made:
- Updated the 'Supply Currents and Power Dissipation' table entries for VREG and SLIC Power.
- Updated the 'Device Specifications' table entries for $V_{\text {REG }}$
- Added note 3. to ISET and RDC - Input voltage tolerance.


## Revision F1 to G1

- In Electrical Characteristics on page 14 the following changes were made:
- Updated SLIC Device Power typical specifications for Pol.Rev.: $R_{L}=300 \Omega$.
- In Device Specifications on page 15, the following changes were made:
- Increased $V_{A B}$ maximum specifications for Active or Reverse Polarity.


## Revision G1 to G2

- Made minor edits to Features on page 1.
- Added note to Physical Dimensions on page 22.


## Revision G2 to G3

- Added new headers/footers due to Zarlink purchase of Legerity on August 3, 2007.


# For more information about all Zarlink products visit our Web Site at 

 www.zarlink.comInformation relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's $\mathrm{I}_{2} \mathrm{C}$ components conveys a license under the Philips $\mathrm{I}_{2} \mathrm{C}$ Patent rights to use these components in an $\mathrm{I}_{2} \mathrm{C}$ System, provided that the system conforms to the $1_{2} \mathrm{C}$ Standard Specification as defined by Philips.
Zarlink, ZL, the Zarlink Semiconductor logo and the Legerity logo and combinations thereof, VoiceEdge, VoicePort, SLAC, ISLIC, ISLAC and VoicePath are trademarks of Zarlink Semiconductor Inc.

