Ehipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

LED7708

16 channels x 85 mA LED driver with boost controller and 4-wire serial interface

Datasheet —production data

Features

- Boost controller section
	- 3.6 V to 36 V input voltage range (LDO)
	- Adaptive output voltage for high efficiency
	- Internal +5 V LDO for gate driver supply
	- Internal +3.3 V LDO for device supply
	- High performance external MOSFET driver
	- 250 kHz to 1 MHz switching frequency
	- Programmable OV and OC protection
	- Fixed frequency peak current-mode control
	- External synchronization for multi-device application
	- Overtemperature alert and thermal shutdown
- LED array driver section
	- 16 channels with 85 mA/ch current capability
	- \pm 2% channel current accuracy
	- \pm 2% channel-to-channel current matching
	- LED short-circuit and open channel fault detection and management
	- 4-wire, 30 MHz serial interface
	- 16 x16-bit, 1x256-bit or 1x192-bit serial data formats
	- Grouped or independent channel PWM control
	- Selectable 12/16-bit grayscale brightness control for local dimming
	- Programmable internal dimming oscillator
	- Programmable grayscale latency
	- Master/slave chain configuration supported

Applications

- TV and monitor backlight units for LCD panels
- Medium and large size LCD panel backlights
- RGB/RGGB backlight solutions

Description

The LED7708 has been specifically designed to supply several LEDs starting from a single lowvoltage rail. It integrates a boost controller, sixteen current generators and a 4-wire serial interface. The boost controller regulates the output voltage in an adaptive way, according to the LED requirements, resulting in an improved overall efficiency. All the current generators are 40 V-rated, allowing the LED7708 to drive several LEDs in series on each channel. The channels can be put in parallel for higher output current.

The brightness of the LEDs is controlled by using the serial interface. A selectable 12-bit or 16-bit grayscale brightness control allows independent PWM on each channel. A programmable on-chip dimming oscillator is provided for external circuitry simplification. The device has dedicated pins to lock to an external synchronization with other devices (master or slave) for noise reduction in multi-device applications. The LED7708 implements basic protection (OVP, OCP and thermal shutdown) as well as LED array protection. It can detect and manage open-LED and shorted-LED faults and different faultmanagement options are available in order to cover most application needs.

Table 1. **Device summary**

May 2012 **Doc ID 022698 Rev 1** 2012 **Doc ID 022698 Rev 1**

This is information on a product in full production.

Contents

List of tables

List of figures

1 Typical application circuit

Figure 1. Basic application circuit schematic

2 Pin function

Figure 2. Pin connection (through top view)

Table 2. Pin description

 $\sqrt{2}$

Table 2. Pin description (continued)

Table 2. Pin description (continued)

3 Absolute maximum ratings

IUNIV TI					
Symbol	Parameter	Conditions	Min.	Max.	Unit
^I STG	Storage temperature range		-50	150	
$R_{th,JA}$	Junction-ambient thermal resistance			30	°C/W

Table 4. Thermal data (continued)

1. Device soldered to the STEVAL-ILL035V1 demonstration board.

4 Recommended operating conditions

Table 5. Recommended operating conditions

5 Electrical characteristics

(V_{IN} = 12 V; T_{AMB} = 25 °C and VSI connected to LDO3 if not otherwise specified.)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Supply section						
	LREN turn-on threshold				1.4	\vee
	LREN turn-off threshold		$\mathbf{1}$			
	LREN pull-up current			3		μA
V _{UVLO, ON}	LDO3 undervoltage lockout upper threshold			2.9	3.0	
VUVLO, OFF	LDO3 undervoltage lockout lower threshold		2.6	2.7		v
V _{VSI, ON}	VSI turn-on threshold			3.0	3.1	
V _{VSI, OFF}	VSI turn-off threshold		2.6	2.7		
V _{LDO3}	3.3 V LDO output voltage	3.6 V <v <28="" v<br="" vin="">$I_{LDO3}=0$ mA, DEN=0</v>	3.2	3.3	3.4	mV
	3.3 V LDO load regulation	V _{VIN} =3.6 V, DEN=0 0 mA \leq _{LDO3} \leq 40 mA		30	100	
	3.3 V LDO drop-out voltage	I_{LDO3} =40 mA, V_{LDO3} =3.2 V	180	270		
V _{VDR}	5 V LDO output voltage	6 V ≤Vvin ≤28 V $I_{VDR} = 0$ mA, DEN=1	4.5	5.0	5.5	V
	5 V LDO load regulation	V _{VIN} = 6 V, DEN= 1 0 mA \leq _{VDR} \leq 40 mA		60	200	mV
	5 V LDO drop-out voltage	I_{VDR} =40 mA, V_{VDR} =4.5 V	150	200		mV
Boost controller						
$t_{ON,min}$	Minimum switching on-time			100	170	ns
	Default switching frequency	FSW to LDO3	550	610	670	
f_{SW}	Synchronization input frequency		180		1020	kHz
K_{FSW}	Switching frequency constant	R FSW = 100 k Ω	4.4 $x10^{10}$	5.0 $x10^{10}$	5.6 $x10^{10}$	$Hz \cdot \Omega$
^I GATE, Pk	Gate driver current capability	C_1 = 3.3 nF, sourcing		1.9		Α
		C_1 = 3.3 nF, sinking		2.1		
$t_{r, GATE}$	Gate driver rise time (10 to 90%)			9		
$t_{f, GATE}$	Gate driver fall time (90 to 10%)	$C_1 = 3.3$ nF		10		ns

Table 6. Electrical characteristics

 $\sqrt{2}$

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit	
	FSW synchronization input low level				0.5	\vee	
	FSW synchronization input high level		2.2°				
	SYNC output duty cycle	FSW connected to LDO3	25	30	35	$\%$	
	SYNC output high level	$ISYNC=1$ mA	V _{LDO3} $-0.3V$			v	
	SYNC output low level	$ISYNC=-1$ mA			0.4		
	Adjustable power MOSFET current sensing voltage	$RCLIM=100 k\Omega$		100		mV	
		$R_{CLIM} = 300 k\Omega$		300			
Power consumption							
I_{VIN1}	Shutdown current (SI off, LED drivers off, SMPS off, LDOs off)	LREN low, VSI low			30	μA	
I_{VIN2}	Shutdown current (SI active, LED drivers off, SMPS off, LDOs on)	LREN floating VSI to LDO3 $DEN=0$		300	450		
I _V IN3	Quiescent current (LED drivers off, boost section not switching)	LREN floating; VSI, FOSC and ISETL to LDO3; DIN, DCLK, LE, GSCK and GSSY to GND; $V_{CHx}=2 V$; $R_{\text{ISETH}} = 60 \text{ k}\Omega$		4			
I_{VIN4}	Operating current (serial interface active, boost not switching)	LREN floating VSI and FOSC to LDO3, DIN and DCLK toggling at 15 MHz, DOUT, GSSY and GSCK floating, LE to GND. $V_{CHx}=2 V$, $R_{\text{ISETH}} = 60 \text{ k}\Omega$		$\overline{7}$		mA	
	Standby current (DIN, DCLK and LE to SGND, LED drivers off, SMPS off, LREN floating)	$VSI = 3.3 V$		$\overline{7}$		μA	
I_{VSI1}		$VSI = 5.0 V$		9			
OV protection, output regulation							
	Overvoltage protection	V _{MIN} tied to GND	1.275	1.30	1.325	V	
		V _{MIN} to LDO3	1.105	1.13	1.155		
V _{FB,OVP}	reference threshold	$RVMIN=220 k\Omega$	0.985	1.01	1.035		
		V _{MIN} floating	0.765	0.8	0.815		
V _{FB,OVP}	OVP hysteresis			6		mV	

Table 6. Electrical characteristics (continued)

1. Channel current accuracy is calculated as:

$$
\Delta I_{CHX} = \max \frac{(|I_{CHX} - I_{TARGET}|)}{I_{TARGET}} \bullet 100
$$

$$
\Delta I_{CHY} = \max \frac{(|I_{CHX} - I_{CHY}|)}{I_{TARGET}} \cdot 100
$$

where X, Y=1..16, X≠Y.

ST

6 Block diagram

7 Device description

The LED7708 is an LED driver that integrates a boost controller, sixteen current generators and a 4-wire serial interface. It has been specifically designed for driving the LED backlight in medium to large LCD panels.

The device is controlled by a 4-wire serial interface and can operate both as standalone driver and as master driver in conjunction with other slave devices.

Basic and advanced dimming functions are supported in order to meet different application requirements. Regardless of the dimming control technique, the LED7708 can optimize the power dissipation by controlling the output voltage of the boost converter. Two internal linear regulators derive the device supply (3.3 V) and the gate driver supply (5 V) from a single power rail.

7.1 Device supply

The LED7708 integrates two low drop-out linear regulators to derive the +3.3 V (typ.) main supply and the +5 V supply for the gate driver. The VIN pin is the input terminal for both linear regulators. The output of the 3.3 V LDO is the LDO3 pin, the output of the 5 V LDO is the VDR pin. The 3.3 V LDO (LDO3 pin) is active if the LREN (linear regulator enable) pin is left floating or externally set high (see *Section 5: Electrical characteristics* for the thresholds involved).

The serial interface I/O stage is supplied through the VSI pin. This pin is used to enable the serial interface and it allows the setting of the logic level of the serial interface signals (3.3 V or 5 V) at the same time. The serial interface can be powered by the internal 3.3 V LDO (by simply connecting the LDO3 pin to the VSI pin) or by an external source, usually the same supply rail as the host controller.

When an external +3.3 V source is available, it is possible to bypass the 3.3 V LDO by connecting VIN, VDR and LDO3 together to the +3.3 V rail; in this case the gate driver is supplied at 3.3 V too and a super-logic level MOSFET is required as the power switch.

The 3.3 V regulator is self-protected against overcurrent and thermal damage thanks to a foldback mechanism. The continuous current capability of the 3.3 V LDO is calculated to not exceed the junction temperature limit in worst power dissipation conditions.

A 1 µF MLCC on the LDO3 pin is required for ripple filtering and LDO output stability.

The LDO3 pin is internally connected to the undervoltage lockout (UVLO) protection; the upper and lower UVLO thresholds are reported in *Section 5: Electrical characteristics*. When the voltage at the LDO3 pin falls below the lower UVLO threshold, the device is turned off (non-latched condition). The device turns on when the voltage at the LDO3 pin crosses the upper UVLO threshold. Crossing the lower and upper thresholds in sequence performs the so called "power-on reset" (POR). The POR sequence is used, as well as toggling the internal DEN bit (see internal registers), when the device is asked to restore normal operation after a latched fault condition. The 5 V linear regulator, whose output is connected to the VDR pin, is turned off when the device is disabled, while the 3.3 V linear regulator is controlled by the LREN pin only.

8 Recommended operating conditions

Table 7. Recommended operating conditions

8.1 Device power-up and soft-start

The VSI pin (supply input for the serial interface) has a high level threshold lower than the upper UVLO threshold at the LDO3 pin, ensuring that the serial interface is enabled prior to the device being turned on. Anyway, after the POR, the DEN (device enable) bit of the internal DEVCFG0 control register is low (default value) and the device is off. The soft-start sequence takes place as soon as this bit is asserted.

If the LED7708 is set to operate in standalone, the soft-start procedure takes place in two steps (*Figure 4*):

- 1. The switching frequency is reduced to one fourth of the nominal value and the boost current limit is set to 20%. This phase finishes approximately 1 ms after the output voltage reaches the maximum value (not the OVP level). During this phase the channels are disabled.
- 2. Both the switching frequency and the boost current limit are released to their respective nominal values and then the channels are enabled.

Figure 4. Soft-start waveforms (standalone operation)

A slightly different soft-start procedure takes place if the LED7708 is set to operate as master in conjunction with other slave devices:

- 1. The switching frequency is reduced to one eighth of the nominal value and the boost current limit is set to 20%. This phase finishes approximately 1 ms after the output voltage reaches the maximum value (not the OVP level). During this phase the channels are active.
- 2. The switching frequency is increased to half the nominal value. This phase is held for approximately 2 ms.
- 3. The switching frequency is further increased to the nominal value while the current limit changes to 40% (~5 ms duration).
- 4. The current limit is released to its nominal values.

8.2 Device shutdown

The device is turned off by clearing the DEN bit of the DEVCFG0 register. The content of most of the internal registers is not cleared acting on the DEN bit.

The LREN pin can be also used to turn the device on and off whenever the internal 3.3 V LDO is used to supply the LED7708 (POR). In this case the content of the internal registers is lost.

8.3 Boost controller section and output voltage control

The boost section of the LED7708 consists of:

- Fixed-frequency current-mode step-up controller
- Output voltage optimization loop
- **External MOSFET gate driver**
- Related protection circuitry.

8.3.1 Output voltage optimization

The output voltage of the boost section is the supply rail for the LED strings and is regulated in an adaptive way to improve the overall efficiency. A dedicated digital-to-analog converter (DAC) is used to change the reference voltage of the loop and the output voltage is adjusted in order to keep the power dissipation of the LED driving section to the minimum level.

The optimization is achieved by keeping the voltage drop across the channels inside a fixed window (regulation window) and its amplitude can be selected between two values (300 mV and 600 mV) by acting on the internal registers. The lower threshold of the regulation window (V_{RWL}) is a function of the set LED current (*Equation 1*) and the upper threshold (V_{RWH}) is therefore determined.

Equation 1

$$
V_{RWL} = K_W \cdot R_{ISETH}
$$

Figure 5 shows the simplified regulation circuit.

Figure 5. Simplified output regulation circuitry

During normal operation, the regulation algorithm is the following:

- if at least one active channel has a voltage drop below the lower threshold, the internal DAC counts up and the output voltage is increased
- if all the active channels have a voltage drop higher than the upper threshold, the internal DAC counts down and the output voltage is reduced.

Therefore, the possible operating configurations are shown in *Table 8*.

Output voltage	Condition
Excessive	All the channels have their voltage above the upper threshold of the regulation window.
Optimal	All the channels have their voltage inside the regulation window.
Regulated	Most of the channels have their voltage inside the regulation window; the remaining channels have a voltage drop above the upper threshold.
Insufficient	At least one channel has its voltage drop below the lower threshold of the regulation window.

Table 8. Output voltage states during regulation

The algorithm can also manage faulty conditions that may occur on the LED array (open channels and LED short-circuit) in order to prevent excessive power dissipation.

The LED7708 has been designed to interface with other slave devices and can provide them with the correct LED supply voltage by extending the above mentioned output voltage optimization. For this purpose, some handshake signals have been reserved:

Pin	Function
IOK	Used by the slaves to increase the output voltage (algorithm is overdriven)
XVOK	Used by the slaves to ask for an output voltage reduction
XOVF	Used by the master to inform that the maximum output voltage has been reached (each slave uses this information to tag as "faulty" its open channels)
XMSK	Used by the master to inform the slaves that the output voltage is out of regulation and the LED fault detection must be masked to prevent false detection

Table 9. Handshake signals summary

The two signals IOK and XVOK are connected (wired-or) to all the slave devices sharing the same output voltage rail: if a channel has a low-voltage drop (below V_{RWI}), the device that owns that channel forces low the IOK signal. In a similar way, the XVOK is released if the voltage across all the channels of a slave is higher than required (above V_{RWH}). The wire-or connection of this signal ensures that the output voltage reduction takes place only if all the slaves (and the master itself) need this operation. Refer to the special functions section for a detailed explanation of the daisy chain connection between the master and slave devices.

The boost converter is always active regardless of how many channels are active (i.e. even if all channels are off) in order to improve the load transient dynamic response.

The output voltage regulation can be enabled/disabled (the OVRE bit of the DEVCFG0 register), allowing the user to perform the optimization continuously or on demand.

In real applications, the spread of the forward voltage of the LEDs may cause the channels to have different voltage drops. In any case, the leading channel (i.e. the channel requiring the highest voltage to drive its LED string) is kept inside the regulation window.

The reference voltage, provided by the internal DAC, spans between the minimum and maximum values, programmable through the VMIN pin (see *Section 5: Electrical characteristics*).

As a consequence, the output voltage can be varied by the device in the following range:

Equation 2

$$
V_{\text{BOOST,min}} = \left(\frac{R_1 + R_2}{R_1}\right) \cdot \ V_{\text{VFB,min}}
$$

Equation 3

$$
V_{\text{BOOST,MAX}} = \left(\frac{R_1 + R_2}{R_1}\right) \cdot V_{\text{VFB,MAX}}
$$

where R1 and R2 are the resistors of the divider connected to the output rail and V_{VFB} is the reference voltage at the VFB pin.

The LED7708 regulates the output voltage in order to optimize the overall efficiency and, to do this, it needs to read the voltage drop across the active current generators. Unfortunately, in some cases (e.g. during the soft-start phase or when all the channels are set to 0% brightness), the current generators are off and there is no useful information coming from them. Therefore the output voltage is regulated to the minimum value (*Equation 2:*). It must be ensured that the minimum output voltage is below the minimum expected output voltage

Doc ID 022698 Rev 1 23/53

in order to guarantee enough steering room for the optimization. Because of the significant dependence of the LED forward voltage with temperature, this must be taken into account when calculating the minimum expected output voltage.

The best way to proceed when designing the external components is the following:

1. Determine the output voltage range required by the LED strings, considering V_F spread and temperature variation:

$$
V_{\text{LED}} = \underset{\underset{i=1}{\text{max}}}{\overset{N_{\text{rows}}}{\text{max}}} \big(\underset{j=1}{\overset{m_{\text{LED}}}{\sum}} \ V_{F,j} \big)
$$

- 2. Calculate the middle-point of the output voltage range $V_{\text{BOOST},\text{middle}}$.
- 3. Calculate the output divider through *Equation 4* and *5*.
- 4. Calculate the resulting four output voltage ranges (VMIN setting options).
- 5. Select the output voltage range closest to the one calculated at point 1.

Equation 4

$$
R_2 = \frac{(V_{\text{BOOST},\text{middle}} - V_{\text{VFB}})}{V_{\text{VFB}}} \cdot R_1
$$

Equation 5

$$
\frac{V_{\text{BOOST,MAX}}}{R_1 + R_2} \leq 100 \mu \text{A}
$$

8.3.2 Boost converter loop

The voltage drop of each current generator is sent to the minimum voltage selector: the lowest one is used as feedback and sent to the window comparator, whose outputs are used to increase or decrease the loop-counter. The digital outputs of the counter are connected to the DAC and the target reference is generated. As previously mentioned, this reference voltage is compared to a partition of the output voltage: the difference is translated into an error current at the output of the trans-conductance amplifier (see *Figure 4*, COMP pin).

At this point the compensation network, externally connected to the COMP pin, provides the programmed trip level for the inductor current. An additional slope compensation ramp is mixed, as usual, to avoid possible sub-harmonic instability when the boost converter operates in continuous conduction mode (CCM). The SLOPE pin allows the proper setting of the amount of slope compensation connecting a simple resistor RSLOPE between the SLOPE pin and ground. The compensation ramp of a master device starts at 35% (typ.) of each switching period.

The boost converter switching frequency can be set in the 200 kHz-1 MHz range by connecting the FSW pin to ground through a resistor, calculated according to *Equation 6*:

Equation 6

$$
R_{FSW} = \frac{K_F}{f_{SW}}
$$

In addition, when the FSW pin is tied to LDO3, the LED7708 uses a default 610 kHz fixed switching frequency, allowing the saving of a resistor in minimum component-count applications.

The FSW pin can also be used as synchronization input, allowing the LED7708 to operate both as master or slave device. If a clock signal having a frequency within the capture range is applied to this pin, the device locks synchronized. The minimum pulse width which allows the synchronizing pulses to be detected is 270 ns (typ.). The SYNC pin is a synchronization output and provides a 35% (typ.) duty cycle clock when the LED7708 is set as master or a replica of the FSW pin when it is set as slave. It is used to connect multiple devices in a daisy chain configuration or to synchronize other switching converters running in the system with the LED7708. When an external synchronization clock is applied to the FSW pin, the internal oscillator is overdriven and the external power MOSFET is ignited on the rising edge of the synchronization signal while the slope compensation ramp starts on the falling edge of the same signal. For this reason, the duty cycle of the external synchronization clock should be 30% to 40% to prevent sub-harmonic instability when the boost converter is working in continuous-conduction mode (CCM).

8.3.3 Slope compensation

The constant frequency, peak current-mode topology has the advantage of very easy loop compensation with output ceramic caps (reduced cost and size of the application) and fast transient response. In addition, the intrinsic peak current measurement simplifies the current limit protection, avoiding undesired saturation of the inductor. On the other side, this topology has a drawback: there is inherent open loop instability when operating with a duty cycle greater than 0.5. This phenomenon is known as "sub-harmonic instability" and can be avoided by adding an external ramp to the one coming from the sensed current. This compensating technique, based on the additional ramp, is called "slope compensation". As seen in *Figure 6*, when the switching duty cycle is higher than 0.5, the small perturbation ΔIL dies away in subsequent cycles thanks to the slope compensation and the system reverts to a stable situation.

