



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



ECP5™ and ECP5-5G™ Family

Data Sheet

FPGA-DS-02012 Version 1.9

March 2018

Copyright Notice

Copyright © 2014-2018 Lattice Semiconductor Corporation. All rights reserved. The contents of these materials contain proprietary and confidential information (including trade secrets, copyright, and other Intellectual Property interests) of Lattice Semiconductor Corporation and/or its affiliates. All rights are reserved. You are permitted to use this document and any information contained therein expressly and only for bona fide non-commercial evaluation of products and/or services from Lattice Semiconductor Corporation or its affiliates; and only in connection with your bona fide consideration of purchase or license of products or services from Lattice Semiconductor Corporation or its affiliates, and only in accordance with the terms and conditions stipulated. Contents, (in whole or in part) may not be reproduced, downloaded, disseminated, published, or transferred in any form or by any means, except with the prior written permission of Lattice Semiconductor Corporation and/or its affiliates. Copyright infringement is a violation of federal law subject to criminal and civil penalties. You have no right to copy, modify, create derivative works of, transfer, sublicense, publicly display, distribute or otherwise make these materials available, in whole or in part, to any third party. You are not permitted to reverse engineer, disassemble, or decompile any device or object code provided herewith. Lattice Semiconductor Corporation reserves the right to revoke these permissions and require the destruction or return of any and all Lattice Semiconductor Corporation proprietary materials and/or data.

Patents

The subject matter described herein may contain one or more inventions claimed in patents or patents pending owned by Lattice Semiconductor Corporation and/or its affiliates.

Trademark Acknowledgment

Lattice Semiconductor Corporation®, the Lattice Semiconductor logo, Silicon Image®, the Silicon Image logo, Instaport®, the Instaport logo, InstaPrevue®, Simplay®, Simplay HD®, the Simplay HD logo, Simplay Labs™, the Simplay Labs logo, the SiBEAM Snap™, the SiBEAM Snap logo, UltraGig™, the UltraGig logo are trademarks or registered trademarks of Lattice Semiconductor Corporation in the United States and/or other countries. HDMI® and the HDMI logo with High-Definition Multimedia Interface are trademarks or registered trademarks of, and are used under license from, HDMI Licensing, LLC. in the United States or other countries. MHL® and the MHL logo with Mobile High-Definition Link are trademarks or registered trademarks of, and are used under license from, MHL, LLC. in the United States and/or other countries. WirelessHD®, the WirelessHD logo, WiHD® and the WiHD logo are trademarks, registered trademarks or service marks of SiBeam, Inc. in the United States or other countries.

HDMI Licensing, LLC; MHL, LLC; Simplay Labs, LLC; and SiBeam, Inc. are wholly owned subsidiaries of Lattice Semiconductor Corporation.

All other trademarks and registered trademarks are the property of their respective owners in the United States or other countries. The absence of a trademark symbol does not constitute a waiver of Lattice Semiconductor's trademarks or other intellectual property rights with regard to a product name, logo or slogan.

Export Controlled Document

This document contains materials that are subject to the U.S. Export Administration Regulations and may also be subject to additional export control laws and regulations (collectively "Export Laws") and may be used only in compliance with such Export Laws. Unless otherwise authorized by an officer of Lattice Semiconductor Corporation in writing, this document and the information contained herein (a) may not be used in relation to nuclear, biological or chemical weapons, or missiles capable of delivering these weapons, and (b) may not be re-exported or otherwise transferred to a third party who is known or suspected to be involved in relation to nuclear, biological or chemical weapons, or missiles capable of delivering these weapons, or to any sanctioned persons or entities.

Further Information

To request other materials, documentation, and information, contact your local Lattice Semiconductor sales office or visit the Lattice Semiconductor web site at www.latticesemi.com.

Disclaimers

These materials are provided on an "AS IS" basis. Lattice Semiconductor Corporation and its affiliates disclaim all representations and warranties (express, implied, statutory or otherwise), including but not limited to: (i) all implied warranties of merchantability, fitness for a particular purpose, and/or non-infringement of third party rights; (ii) all warranties arising out of course-of-dealing, usage, and/or trade; and (iii) all warranties that the information or results provided in, or that may be obtained from use of, the materials are accurate, reliable, complete, up-to-date, or produce specific outcomes. Lattice Semiconductor Corporation and its affiliates assume no liability or responsibility for any errors or omissions in these materials, makes no commitment or warranty to correct any such errors or omissions or update or keep current the information contained in these materials, and expressly disclaims all direct, indirect, special, incidental, consequential, reliance and punitive damages, including WITHOUT LIMITATION any loss of profits arising out of your access to, use or interpretation of, or actions taken or not taken based on the content of these materials. Lattice Semiconductor Corporation and its affiliates reserve the right, without notice, to periodically modify the information in these materials, and to add to, delete, and/or change any of this information.

Products and Services

The products and services described in these materials, and any other information, services, designs, know-how and/or products provided by Lattice Semiconductor Corporation and/or its affiliates are provided on "AS IS" basis, except to the extent that Lattice Semiconductor Corporation and/or its affiliates provides an applicable written limited warranty in its standard form license agreements, standard Terms and Conditions of Sale and Service or its other applicable standard form agreements, in which case such limited warranty shall apply and shall govern in lieu of all other warranties (express, statutory, or implied). EXCEPT FOR SUCH LIMITED WARRANTY, LATTICE SEMICONDUCTOR CORPORATION AND ITS AFFILIATES DISCLAIM ALL REPRESENTATIONS AND WARRANTIES (EXPRESS, IMPLIED, STATUTORY OR OTHERWISE), REGARDING THE INFORMATION, SERVICES, DESIGNS, KNOW-HOW AND PRODUCTS PROVIDED BY LATTICE SEMICONDUCTOR CORPORATION AND/OR ITS AFFILIATES, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND/OR NON-INFRINGEMENT OF THIRD PARTY RIGHTS. YOU ACKNOWLEDGE AND AGREE THAT SUCH INFORMATION, SERVICES, DESIGNS, KNOW-HOW AND PRODUCTS HAVE NOT BEEN DESIGNED, TESTED, OR MANUFACTURED FOR USE OR RESALE IN SYSTEMS WHERE THE FAILURE, MALFUNCTION, OR ANY INACCURACY OF THESE ITEMS CARRIES A RISK OF DEATH OR SERIOUS BODILY INJURY, INCLUDING, BUT NOT LIMITED TO, USE IN NUCLEAR FACILITIES, AIRCRAFT NAVIGATION OR COMMUNICATION, EMERGENCY SYSTEMS, OR OTHER SYSTEMS WITH A SIMILAR DEGREE OF POTENTIAL HAZARD. NO PERSON IS AUTHORIZED TO MAKE ANY OTHER WARRANTY OR REPRESENTATION CONCERNING THE PERFORMANCE OF THE INFORMATION, PRODUCTS, KNOW-HOW, DESIGNS OR SERVICES OTHER THAN AS PROVIDED IN THESE TERMS AND CONDITIONS.

Contents

| | |
|---|----|
| Acronyms in This Document | .9 |
| 1. General Description | 10 |
| 1.1. Features | 10 |
| 2. Architecture | 12 |
| 2.1. Overview | 12 |
| 2.2. PFU Blocks | 13 |
| 2.2.1. Slice | 14 |
| 2.2.2. Modes of Operation | 17 |
| 2.3. Routing | 18 |
| 2.4. Clocking Structure | 18 |
| 2.4.1. sysCLOCK PLL | 18 |
| 2.5. Clock Distribution Network | 19 |
| 2.5.1. Primary Clocks | 20 |
| 2.5.2. Edge Clock | 21 |
| 2.6. Clock Dividers | 22 |
| 2.7. DDRDLL | 23 |
| 2.8. sysMEM Memory | 24 |
| 2.8.1. sysMEM Memory Block | 24 |
| 2.8.2. Bus Size Matching | 25 |
| 2.8.3. RAM Initialization and ROM Operation | 25 |
| 2.8.4. Memory Cascading | 25 |
| 2.8.5. Single, Dual and Pseudo-Dual Port Modes | 25 |
| 2.8.6. Memory Core Reset | 26 |
| 2.9. sysDSP™ Slice | 26 |
| 2.9.1. sysDSP Slice Approach Compared to General DSP | 26 |
| 2.9.2. sysDSP Slice Architecture Features | 27 |
| 2.10. Programmable I/O Cells | 30 |
| 2.11. PIO | 32 |
| 2.11.1. Input Register Block | 32 |
| 2.11.2. Output Register Block | 33 |
| 2.12. Tristate Register Block | 34 |
| 2.13. DDR Memory Support | 35 |
| 2.13.1. DQS Grouping for DDR Memory | 35 |
| 2.13.2. DLL Calibrated DQS Delay and Control Block (DQSBUF) | 36 |
| 2.14. sysI/O Buffer | 38 |
| 2.14.1. sysI/O Buffer Banks | 38 |
| 2.14.2. Typical sysI/O Behavior during Power-up | 39 |
| 2.14.3. Supported sysI/O Standards | 39 |
| 2.14.4. On-Chip Programmable Termination | 40 |
| 2.14.5. Hot Socketing | 40 |
| 2.15. SERDES and Physical Coding Sublayer | 41 |
| 2.15.1. SERDES Block | 43 |
| 2.15.2. PCS | 43 |
| 2.15.3. SERDES Client Interface Bus | 44 |
| 2.16. Flexible Dual SERDES Architecture | 44 |
| 2.17. IEEE 1149.1-Compliant Boundary Scan Testability | 44 |
| 2.18. Device Configuration | 45 |
| 2.18.1. Enhanced Configuration Options | 45 |
| 2.18.2. Single Event Upset (SEU) Support | 45 |
| 2.18.3. On-Chip Oscillator | 46 |
| 2.19. Density Shifting | 46 |
| 3. DC and Switching Characteristics | 47 |

| | | |
|---------|---|----|
| 3.1. | Absolute Maximum Ratings | 47 |
| 3.2. | Recommended Operating Conditions | 47 |
| 3.3. | Power Supply Ramp Rates..... | 48 |
| 3.4. | Power-On-Reset Voltage Levels | 48 |
| 3.5. | Power up Sequence..... | 48 |
| 3.6. | Hot Socketing Specifications | 48 |
| 3.7. | Hot Socketing Requirements..... | 49 |
| 3.8. | ESD Performance..... | 49 |
| 3.9. | DC Electrical Characteristics | 49 |
| 3.10. | Supply Current (Standby) | 50 |
| 3.11. | SERDES Power Supply Requirements ^{1,2,3} | 51 |
| 3.12. | sysl/O Recommended Operating Conditions | 53 |
| 3.13. | sysl/O Single-Ended DC Electrical Characteristics | 54 |
| 3.14. | sysl/O Differential Electrical Characteristics | 55 |
| 3.14.1. | LVDS..... | 55 |
| 3.14.2. | SSTLD | 55 |
| 3.14.3. | LVCMOS33D..... | 55 |
| 3.14.4. | LVDS25E..... | 56 |
| 3.14.5. | BLVDS25..... | 57 |
| 3.14.6. | LVPECL33 | 58 |
| 3.14.7. | MLVDS25 | 59 |
| 3.14.8. | SLVS | 60 |
| 3.15. | Typical Building Block Function Performance | 61 |
| 3.16. | Derating Timing Tables..... | 62 |
| 3.17. | Maximum I/O Buffer Speed | 63 |
| 3.18. | External Switching Characteristics | 64 |
| 3.19. | sysCLOCK PLL Timing | 71 |
| 3.20. | SERDES High-Speed Data Transmitter..... | 72 |
| 3.21. | SERDES/PCS Block Latency | 73 |
| 3.22. | SERDES High-Speed Data Receiver | 74 |
| 3.23. | Input Data Jitter Tolerance..... | 74 |
| 3.24. | SERDES External Reference Clock..... | 75 |
| 3.25. | PCI Express Electrical and Timing Characteristics..... | 76 |
| 3.25.1. | PCIe (2.5 Gb/s) AC and DC Characteristics..... | 76 |
| 3.25.2. | PCIe (5 Gb/s) – Preliminary AC and DC Characteristics | 77 |
| 3.26. | CPRI LV2 E.48 Electrical and Timing Characteristics – Preliminary..... | 79 |
| 3.27. | XAUI/CPRI LV E.30 Electrical and Timing Characteristics | 80 |
| 3.27.1. | AC and DC Characteristics | 80 |
| 3.28. | CPRI LV E.24/SGMII(2.5Gbps) Electrical and Timing Characteristics | 80 |
| 3.28.1. | AC and DC Characteristics | 80 |
| 3.29. | Gigabit Ethernet/SGMII(1.25Gbps)/CPRI LV E.12 Electrical and Timing Characteristics | 81 |
| 3.29.1. | AC and DC Characteristics | 81 |
| 3.30. | SMPTE SD/HD-SDI/3G-SDI (Serial Digital Interface) Electrical and Timing Characteristics | 82 |
| 3.30.1. | AC and DC Characteristics | 82 |
| 3.31. | sysCONFIG Port Timing Specifications | 83 |
| 3.32. | JTAG Port Timing Specifications | 88 |
| 3.33. | Switching Test Conditions | 89 |
| 4. | Pinout Information | 91 |
| 4.1. | Signal Descriptions | 91 |
| 4.2. | PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin | 94 |
| 4.3. | Pin Information Summary | 94 |
| 4.3.1. | LFE5UM/LFE5UM5G | 94 |
| 4.3.2. | LFE5U | 96 |
| 5. | Ordering Information..... | 97 |

| | | |
|--------|--|-----|
| 5.1. | ECP5/ECP5-5G Part Number Description | 97 |
| 5.2. | Ordering Part Numbers | 98 |
| 5.2.1. | Commercial..... | .98 |
| 5.2.2. | Industrial..... | 100 |
| | Supplemental Information | 102 |
| | For Further Information..... | 102 |
| | Revision History | 103 |

Figures

| | |
|--|----|
| Figure 2.1. Simplified Block Diagram, LFE5UM/LFE5UM5G-85 Device (Top Level) | 13 |
| Figure 2.2. PFU Diagram | 14 |
| Figure 2.3. Slice Diagram | 15 |
| Figure 2.4. Connectivity Supporting LUT5, LUT6, LUT7, and LUT8 | 16 |
| Figure 2.5. General Purpose PLL Diagram | 18 |
| Figure 2.6. LFE5UM/LFE5UM5G-85 Clocking | 20 |
| Figure 2.7. DCS Waveforms | 21 |
| Figure 2.8. Edge Clock Sources per Bank | 22 |
| Figure 2.9. ECP5/ECP5-5G Clock Divider Sources | 22 |
| Figure 2.10. DDRDLL Functional Diagram | 23 |
| Figure 2.11. ECP5/ECP5-5G DLL Top Level View (For LFE-45 and LFE-85) | 24 |
| Figure 2.12. Memory Core Reset | 26 |
| Figure 2.13. Comparison of General DSP and ECP5/ECP5-5G Approaches | 27 |
| Figure 2.14. Simplified sysDSP Slice Block Diagram | 28 |
| Figure 2.15. Detailed sysDSP Slice Diagram | 29 |
| Figure 2.16. Group of Four Programmable I/O Cells on Left/Right Sides | 31 |
| Figure 2.17. Input Register Block for PIO on Top Side of the Device | 32 |
| Figure 2.18. Input Register Block for PIO on Left and Right Side of the Device | 32 |
| Figure 2.19. Output Register Block on Top Side | 33 |
| Figure 2.20. Output Register Block on Left and Right Sides | 34 |
| Figure 2.21. Tristate Register Block on Top Side | 34 |
| Figure 2.22. Tristate Register Block on Left and Right Sides | 35 |
| Figure 2.23. DQS Grouping on the Left and Right Edges | 36 |
| Figure 2.24. DQS Control and Delay Block (DQSBUF) | 37 |
| Figure 2.25. ECP5/ECP5-5G Device Family Banks | 38 |
| Figure 2.26. On-Chip Termination | 40 |
| Figure 2.27. SERDES/PCS Duals (LFE5UM/LFE5UM5G-85) | 42 |
| Figure 2.28. Simplified Channel Block Diagram for SERDES/PCS Block | 43 |
| Figure 3.1. LVDS25E Output Termination Example | 56 |
| Figure 3.2. BLVDS25 Multi-point Output Example | 57 |
| Figure 3.3. Differential LVPECL33 | 58 |
| Figure 3.4. MLVDS25 (Multipoint Low Voltage Differential Signaling) | 59 |
| Figure 3.5. SLVS Interface | 60 |
| Figure 3.6. Receiver RX.CLK.Centered Waveforms | 68 |
| Figure 3.7. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms | 68 |
| Figure 3.8. Transmit TX.CLK.Centered and DDR Memory Output Waveforms | 68 |
| Figure 3.9. Transmit TX.CLK.Aligned Waveforms | 69 |
| Figure 3.10. DDRX71 Video Timing Waveforms | 69 |
| Figure 3.11. Receiver DDRX71_RX Waveforms | 70 |
| Figure 3.12. Transmitter DDRX71_TX Waveforms | 70 |
| Figure 3.13. Transmitter and Receiver Latency Block Diagram | 73 |
| Figure 3.14. SERDES External Reference Clock Waveforms | 75 |
| Figure 3.15. sysCONFIG Parallel Port Read Cycle | 84 |
| Figure 3.16. sysCONFIG Parallel Port Write Cycle | 85 |
| Figure 3.17. sysCONFIG Slave Serial Port Timing | 85 |
| Figure 3.18. Power-On-Reset (POR) Timing | 86 |
| Figure 3.19. sysCONFIG Port Timing | 86 |
| Figure 3.20. Configuration from PROGRAMN Timing | 87 |
| Figure 3.21. Wake-Up Timing | 87 |
| Figure 3.22. Master SPI Configuration Waveforms | 88 |
| Figure 3.23. JTAG Port Timing Waveforms | 89 |
| Figure 3.24. Output Test Load, LVTTI and LVCMS Standards | 89 |

Tables

| | |
|--|----|
| Table 1.1. ECP5 and ECP5-5G Family Selection Guide | 11 |
| Table 2.1. Resources and Modes Available per Slice | 14 |
| Table 2.2. Slice Signal Descriptions..... | 16 |
| Table 2.3. Number of Slices Required to Implement Distributed RAM..... | 17 |
| Table 2.4. PLL Blocks Signal Descriptions..... | 19 |
| Table 2.5. DDRDLL Ports List | 23 |
| Table 2.6. sysMEM Block Configurations..... | 25 |
| Table 2.7. Maximum Number of Elements in a Slice | 30 |
| Table 2.8. Input Block Port Description | 33 |
| Table 2.9. Output Block Port Description | 34 |
| Table 2.10. Tristate Block Port Description | 35 |
| Table 2.11. DQSBUF Port List Description | 37 |
| Table 2.12. On-Chip Termination Options for Input Modes | 40 |
| Table 2.13. LFE5UM/LFE5UM5G SERDES Standard Support | 42 |
| Table 2.14. Available SERDES Duals per LFE5UM/LFE5UM5G Devices..... | 43 |
| Table 2.15. LFE5UM/LFE5UM5G Mixed Protocol Support | 44 |
| Table 2.16. Selectable Master Clock (MCLK) Frequencies during Configuration (Nominal)..... | 46 |
| Table 3.1. Absolute Maximum Ratings | 47 |
| Table 3.2. Recommended Operating Conditions..... | 47 |
| Table 3.3. Power Supply Ramp Rates | 48 |
| Table 3.4. Power-On-Reset Voltage Levels | 48 |
| Table 3.5. Hot Socketing Specifications | 48 |
| Table 3.6. Hot Socketing Requirements | 49 |
| Table 3.7. DC Electrical Characteristics..... | 49 |
| Table 3.8. ECP5/ECP5-5G Supply Current (Standby) | 50 |
| Table 3.9. ECP5UM | 51 |
| Table 3.10. ECP5-5G | 52 |
| Table 3.11. sysI/O Recommended Operating Conditions..... | 53 |
| Table 3.12. Single-Ended DC Characteristics | 54 |
| Table 3.13. LVDS | 55 |
| Table 3.14. LVDS25E DC Conditions..... | 56 |
| Table 3.15. BLVDS25 DC Conditions | 57 |
| Table 3.16. LVPECL33 DC Conditions | 58 |
| Table 3.17. MLVDS25 DC Conditions | 59 |
| Table 3.18. Input to SLVS | 60 |
| Table 3.19. Pin-to-Pin Performance..... | 61 |
| Table 3.20. Register-to-Register Performance | 62 |
| Table 3.21. ECP5/ECP5-5G Maximum I/O Buffer Speed..... | 63 |
| Table 3.22. ECP5/ECP5-5G External Switching Characteristics..... | 64 |
| Table 3.23. sysCLOCK PLL Timing..... | 71 |
| Table 3.24. Serial Output Timing and Levels | 72 |
| Table 3.25. Channel Output Jitter..... | 72 |
| Table 3.26. SERDES/PCS Latency Breakdown | 73 |
| Table 3.27. Serial Input Data Specifications | 74 |
| Table 3.28. Receiver Total Jitter Tolerance Specification | 74 |
| Table 3.29. External Reference Clock Specification (refclkp/refclkn) | 75 |
| Table 3.30. PCIe (2.5 Gb/s) | 76 |
| Table 3.31. PCIe (5 Gb/s) | 77 |
| Table 3.32. CPRI LV2 E.48 Electrical and Timing Characteristics | 79 |
| Table 3.33. Transmit | 80 |
| Table 3.34. Receive and Jitter Tolerance | 80 |
| Table 3.35. Transmit | 80 |

| | |
|---|----|
| Table 3.36. Receive and Jitter Tolerance | 81 |
| Table 3.37. Transmit | 81 |
| Table 3.38. Receive and Jitter Tolerance | 81 |
| Table 3.39. Transmit | 82 |
| Table 3.40. Receive | 82 |
| Table 3.41. Reference Clock | 82 |
| Table 3.42. ECP5/ECP5-5G sysCONFIG Port Timing Specifications | 83 |
| Table 3.43. JTAG Port Timing Specifications | 88 |
| Table 3.44. Test Fixture Required Components, Non-Terminated Interfaces | 90 |

Acronyms in This Document

A list of acronyms used in this document.

| Acronym | Definition |
|---------|---|
| ALU | Arithmetic Logic Unit |
| BGA | Ball Grid Array |
| CDR | Clock and Data Recovery |
| CRC | Cycle Redundancy Code |
| DCC | Dynamic Clock Control |
| DCS | Dynamic Clock Select |
| DDR | Double Data Rate |
| DLL | Delay-Locked Loops |
| DSP | Digital Signal Processing |
| EBR | Embedded Block RAM |
| ECLK | Edge Clock |
| FFT | Fast Fourier Transforms |
| FIFO | First In First Out |
| FIR | Finite Impulse Response |
| LVCMOS | Low-Voltage Complementary Metal Oxide Semiconductor |
| LVDS | Low-Voltage Differential Signaling |
| LVPECL | Low Voltage Positive Emitter Coupled Logic |
| LVTTL | Low Voltage Transistor-Transistor Logic |
| LUT | Look Up Table |
| MLVDS | Multipoint Low-Voltage Differential Signaling |
| PCI | Peripheral Component Interconnect |
| PCS | Physical Coding Sublayer |
| PCLK | Primary Clock |
| PDPR | Pseudo Dual Port RAM |
| PFU | Programmable Functional Unit |
| PIC | Programmable I/O Cells |
| PLL | Phase-Locked Loops |
| POR | Power On Reset |
| SCI | SERDES Client Interface |
| SERDES | Serializer/Deserializer |
| SEU | Single Event Upset |
| SLVS | Scalable Low-Voltage Signaling |
| SPI | Serial Peripheral Interface |
| SPR | Single Port RAM |
| SRAM | Static Random-Access Memory |
| TAP | Test Access Port |
| TDM | Time Division Multiplexing |

1. General Description

The ECP5/ECP5-5G family of FPGA devices is optimized to deliver high performance features such as an enhanced DSP architecture, high speed SERDES (Serializer/Deserializer), and high speed source synchronous interfaces, in an economical FPGA fabric. This combination is achieved through advances in device architecture and the use of 40 nm technology making the devices suitable for high-volume, high-speed, and low-cost applications.

The ECP5/ECP5-5G device family covers look-up-table (LUT) capacity to 84K logic elements and supports up to 365 user I/Os. The ECP5/ECP5-5G device family also offers up to 156 18 x 18 multipliers and a wide range of parallel I/O standards.

The ECP5/ECP5-5G FPGA fabric is optimized high performance with low power and low cost in mind. The ECP5/ECP5-5G devices utilize reconfigurable SRAM logic technology and provide popular building blocks such as LUT-based logic, distributed and embedded memory, Phase-Locked Loops (PLLs), Delay-Locked Loops (DLLs), pre-engineered source synchronous I/O support, enhanced sysDSP slices and advanced configuration support, including encryption and dual-boot capabilities.

The pre-engineered source synchronous logic implemented in the ECP5/ECP5-5G device family supports a broad range of interface standards including DDR2/3, LPDDR2/3, XGMII, and 7:1 LVDS.

The ECP5/ECP5-5G device family also features high speed SERDES with dedicated Physical Coding Sublayer (PCS) functions. High jitter tolerance and low transmit jitter allow the SERDES plus PCS blocks to be configured to support an array of popular data protocols including PCI Express, Ethernet (XAUI, GbE, and SGMII) and CPRI. Transmit De-emphasis with pre- and post-cursors, and Receive Equalization settings make the SERDES suitable for transmission and reception over various forms of media.

The ECP5/ECP5-5G devices also provide flexible, reliable and secure configuration options, such as dual-boot capability, bit-stream encryption, and TransFR field upgrade features.

ECP5-5G family devices have made some enhancement in the SERDES compared to ECP5UM devices. These enhancements increase the performance of the SERDES to up to 5 Gb/s data rate.

The ECP5-5G family devices are pin-to-pin compatible with the ECP5UM devices. These allows a migration path for users to port designs from ECP5UM to ECP5-5G devices to get higher performance.

The Lattice Diamond™ design software allows large complex designs to be efficiently implemented using the ECP5/ECP5-5G FPGA family. Synthesis library support for ECP5/ECP5-5G devices is available for popular logic synthesis tools. The Diamond tools use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the ECP5/ECP5-5G device. The tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) modules for the ECP5/ECP5-5G family. By using these configurable soft core IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.

1.1. Features

- Higher Logic Density for Increased System Integration
 - 12K to 84K LUTs
 - 197 to 365 user programmable I/Os
- Embedded SERDES
 - 270 Mb/s, up to 3.2 Gb/s, SERDES interface (ECP5)
 - 270 Mb/s, up to 5.0 Gb/s, SERDES interface (ECP5-5G)
 - Supports eDP in RDR (1.62 Gb/s) and HDR (2.7 Gb/s)
 - Up to four channels per device: PCI Express, Ethernet (1GbE, SGMII, XAUI), and CPRI
- sysDSP™
 - Fully cascadable slice architecture
 - 12 to 160 slices for high performance multiply and accumulate
 - Powerful 54-bit ALU operations
 - Time Division Multiplexing MAC Sharing
 - Rounding and truncation
 - Each slice supports
 - Half 36 x 36, two 18 x 18 or four 9 x 9 multipliers
 - Advanced 18 x 36 MAC and 18 x 18 Multiply-Multiply-Accumulate (MMAC) operations
- Flexible Memory Resources
 - Up to 3.744 Mb sysMEM™ Embedded Block RAM (EBR)
 - 194K to 669K bits distributed RAM
- sysCLOCK Analog PLLs and DLLs

- Four DLLs and four PLLs in LFE5-45 and LFE5-85; two DLLs and two PLLs in LFE5-25 and LFE5-12
- Pre-Engineered Source Synchronous I/O
 - DDR registers in I/O cells
 - Dedicated read/write levelling functionality
 - Dedicated gearing logic
 - Source synchronous standards support
 - ADC/DAC, 7:1 LVDS, XGMII
 - High Speed ADC/DAC devices
 - Dedicated DDR2/DDR3 and LPDDR2/LPDDR3 memory support with DQS logic, up to 800 Mb/s data-rate
- Programmable sysI/O™ Buffer Supports Wide Range of Interfaces
 - On-chip termination
 - LVTTL and LVCMS 33/25/18/15/12
 - SSTL 18/15 I, II
 - HSUL12
 - LVDS, Bus-LVDS, LVPECL, RSRS, MLVDS
- subLVDS and SLVS, MIPI D-PHY input interfaces
- Flexible Device Configuration
 - Shared bank for configuration I/Os
 - SPI boot flash interface
 - Dual-boot images supported
 - Slave SPI
 - TransFR™ I/O for simple field updates
- Single Event Upset (SEU) Mitigation Support
 - Soft Error Detect – Embedded hard macro
 - Soft Error Correction – Without stopping user operation
 - Soft Error Injection – Emulate SEU event to debug system error handling
- System Level Support
 - IEEE 1149.1 and IEEE 1532 compliant
 - Reveal Logic Analyzer
 - On-chip oscillator for initialization and general use
 - 1.1 V core power supply for ECP5, 1.2 V core power supply for ECP5UM5G

Table 1.1. ECP5 and ECP5-5G Family Selection Guide

| Device | LFE5UM-25 LFE5UM5G-25 | LFE5UM-45 LFE5UM5G-45 | LFE5UM-85 LFE5UM5G-85 | LFE5U-12 | LFE5U-25 | LFE5U-45 | LFE5U-85 |
|--|--------------------------|--------------------------|--------------------------|----------|----------|----------|----------|
| LUTs (K) | 24 | 44 | 84 | 12 | 24 | 44 | 84 |
| sysMEM Blocks (18 Kb) | 56 | 108 | 208 | 32 | 56 | 108 | 208 |
| Embedded Memory (Kb) | 1,008 | 1944 | 3744 | 576 | 1,008 | 1944 | 3744 |
| Distributed RAM Bits (Kb) | 194 | 351 | 669 | 97 | 194 | 351 | 669 |
| 18 X 18 Multipliers | 28 | 72 | 156 | 28 | 28 | 72 | 156 |
| SERDES (Dual/Channels) | 1/2 | 2/4 | 2/4 | 0 | 0 | 0 | 0 |
| PLLs/DLLs | 2/2 | 4/4 | 4/4 | 2/2 | 2/2 | 4/4 | 4/4 |
| Packages (SERDES Channels / IO Count) | | | | | | | |
| 256 caBGA (14 x 14 mm ² , 0.8 mm) | — | — | — | 0/197 | 0/197 | 0/197 | — |
| 285 csfBGA (10 x 10 mm ² , 0.5 mm) | 2/118 | 2/118 | 2/118 | 0/118 | 0/118 | 0/118 | 0/118 |
| 381 caBGA (17 x 17 mm ² , 0.8 mm) | 2/197 | 4/203 | 4/205 | 0/197 | 0/197 | 0/203 | 0/205 |
| 554 caBGA (23 x 23 mm ² , 0.8 mm) | — | 4/245 | 4/259 | — | — | 0/245 | 0/259 |
| 756 caBGA (27 x 27 mm ² , 0.8 mm) | — | — | 4/365 | — | — | — | 0/365 |

2. Architecture

2.1. Overview

Each ECP5/ECP5-5G device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM™ Embedded Block RAM (EBR) and rows of sysDSP™ Digital Signal Processing slices, as shown in [Figure 2.1](#) on page 13. The LFE5-85 devices have three rows of DSP slices, the LFE5-45 devices have two rows, and both LFE5-25 and LFE5-12 devices have one. In addition, the LFE5UM/LFE5UM5G devices contain SERDES Duals on the bottom of the device.

The Programmable Functional Unit (PFU) contains the building blocks for logic, arithmetic, RAM and ROM functions. The PFU block is optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array.

The ECP5/ECP5-5G devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large, dedicated 18 Kb fast memory blocks. Each sysMEM block can be configured in a variety of depths and widths as RAM or ROM. In addition, ECP5/ECP5-5G devices contain up to three rows of DSP slices. Each DSP slice has multipliers and adder/accumulators, which are the building blocks for complex signal processing capabilities.

The ECP5 devices feature up to four embedded 3.2 Gb/s SERDES channels, and the ECP5-5G devices feature up to four embedded 5 Gb/s SERDES channels. Each SERDES channel contains independent 8b/10b encoding / decoding, polarity adjust and elastic buffer logic. Each group of two SERDES channels, along with its Physical Coding Sublayer (PCS) block, creates a dual DCU (Dual Channel Unit). The functionality of the SERDES/PCS duals can be controlled by SRAM cell settings during device configuration or by registers that are addressable during device operation. The registers in every dual can be programmed via the SERDES Client Interface (SCI). These DCUs (up to two) are located at the bottom of the devices.


Each PIC block encompasses two PIOs (PIO pairs) with their respective sysI/O buffers. The sysI/O buffers of the ECP5/ECP5-5G devices are arranged in seven banks (eight banks for LFE5-85 devices in caBGA756 and caBGA554 packages), allowing the implementation of a wide variety of I/O standards. One of these banks (Bank 8) is shared with the programming interfaces. Half of the PIO pairs on the left and right edges of the device can be configured as LVDS transmit pairs, and all pairs on left and right can be configured as LVDS receive pairs. The PIC logic in the left and right banks also includes pre-engineered support to aid in the implementation of high speed source synchronous standards such as XGMII, 7:1 LVDS, along with memory interfaces including DDR3 and LPDDR3.

The ECP5/ECP5-5G registers in PFU and sysI/O can be configured to be SET or RESET. After power up and the device is configured, it enters into user mode with these registers SET/RESET according to the configuration setting, allowing the device entering to a known state for predictable system function.

Other blocks provided include PLLs, DLLs and configuration functions. The ECP5/ECP5-5G architecture provides up to four Delay-Locked Loops (DLLs) and up to four Phase-Locked Loops (PLLs). The PLL and DLL blocks are located at the corners of each device.

The configuration block that supports features such as configuration bit-stream decryption, transparent updates and dual-boot support is located at the bottom of each device, to the left of the SERDES blocks. Every device in the ECP5/ECP5-5G family supports a sysCONFIG™ ports located in that same corner, powered by Vccio8, allowing for serial or parallel device configuration.

In addition, every device in the family has a JTAG port. This family also provides an on-chip oscillator and soft error detect capability. The ECP5 devices use 1.1 V and ECP5UM5G devices use 1.2 V as their core voltage.



Note: There is no Bank 4 in -25 and -45 devices.
There are no PLL and DLL on the top corners in -25 devices.

Figure 2.1. Simplified Block Diagram, LFE5UM/LFE5UM5G-85 Device (Top Level)

2.2. PFU Blocks

The core of the ECP5/ECP5-5G device consists of PFU blocks. Each PFU block consists of four interconnected slices numbered 0-3, as shown in [Figure 2.2](#). Each slice contains two LUTs. All the interconnections to and from PFU blocks are from routing. There are 50 inputs and 23 outputs associated with each PFU block.

The PFU block can be used in Distributed RAM or ROM function, or used to perform Logic, Arithmetic, or ROM functions. [Table 2.1](#) shows the functions each slice can perform in either mode.




Figure 2.2. PFU Diagram

2.2.1. Slice


Each slice contains two LUT4s feeding two registers. In Distributed SRAM mode, Slice 0 through Slice 2 are configured as distributed memory, and Slice 3 is used as Logic or ROM. [Table 2.1](#) shows the capability of the slices along with the operation modes they enable. In addition, each PFU contains logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7 and LUT8. There is control logic to perform set/reset functions (programmable as synchronous/ asynchronous), clock select, chip-select and wider RAM/ROM functions.

Table 2.1. Resources and Modes Available per Slice

| Slice | PFU (Used in Distributed SRAM) | | PFU (Not used as Distributed SRAM) | |
|---------|--------------------------------|--------------------|------------------------------------|--------------------|
| | Resources | Modes | Resources | Modes |
| Slice 0 | 2 LUT4s and 2 Registers | RAM | 2 LUT4s and 2 Registers | Logic, Ripple, ROM |
| Slice 1 | 2 LUT4s and 2 Registers | RAM | 2 LUT4s and 2 Registers | Logic, Ripple, ROM |
| Slice 2 | 2 LUT4s and 2 Registers | RAM | 2 LUT4s and 2 Registers | Logic, Ripple, ROM |
| Slice 3 | 2 LUT4s and 2 Registers | Logic, Ripple, ROM | 2 LUT4s and 2 Registers | Logic, Ripple, ROM |

[Figure 2.3](#) shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative and edge triggered or level sensitive clocks.

Each slice has 14 input signals, 13 signals from routing and one from the carry-chain (from the adjacent slice or PFU). There are five outputs, four to routing and one to carry-chain (to the adjacent PFU). There are two inter slice/ PFU output signals that are used to support wider LUT functions, such as LUT6, LUT7 and LUT8. [Table 2.2](#) and [Figure 2.3](#) list the signals associated with all the slices. [Figure 2.4](#) on page 16 shows the connectivity of the inter-slice/PFU signals that support LUT5, LUT6, LUT7 and LUT8.



Notes: For Slices 0 and 1, memory control signals are generated from Slice 2 as follows:

WCK is CLK

WRE is from LSR

DI[3:2] for Slice 1 and DI[1:0] for Slice 0 data from Slice 2

WAD [A:D] is a 4-bit address from slice 2 LUT input

Figure 2.3. Slice Diagram




Figure 2.4. Connectivity Supporting LUT5, LUT6, LUT7, and LUT8

Table 2.2. Slice Signal Descriptions

| Function | Type | Signal Names | Description |
|----------|--------------------|----------------|--|
| Input | Data signal | A0, B0, C0, D0 | Inputs to LUT4 |
| Input | Data signal | A1, B1, C1, D1 | Inputs to LUT4 |
| Input | Multi-purpose | M0 | Multipurpose Input |
| Input | Multi-purpose | M1 | Multipurpose Input |
| Input | Control signal | CE | Clock Enable |
| Input | Control signal | LSR | Local Set/Reset |
| Input | Control signal | CLK | System Clock |
| Input | Inter-PFU signal | FCI | Fast Carry-in ¹ |
| Input | Inter-slice signal | FXA | Intermediate signal to generate LUT6, LUT7 and LUT8 ² |
| Input | Inter-slice signal | FXB | Intermediate signal to generate LUT6, LUT7 and LUT8 ² |
| Output | Data signals | F0, F1 | LUT4 output register bypass signals |
| Output | Data signals | Q0, Q1 | Register outputs |
| Output | Inter-PFU signal | FCO | Fast carry chain output ¹ |

Notes:

1. See [Figure 2.3](#) on page 15 for connection details.
2. Requires two adjacent PFUs.

2.2.2. Modes of Operation

Slices 0-2 have up to four potential modes of operation: Logic, Ripple, RAM and ROM. Slice 3 is not needed for RAM mode, it can be used in Logic, Ripple, or ROM modes.

Logic Mode

In this mode, the LUTs in each slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any four input logic functions can be generated by programming this lookup table. Since there are two LUT4s per slice, a LUT5 can be constructed within one slice. Larger look-up tables such as LUT6, LUT7 and LUT8 can be constructed by concatenating other slices. Note that LUT8 requires more than four slices.

Ripple Mode

Ripple mode supports the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Up/Down counter with asynchronous clear
- Up/Down counter with preload (sync)
- Ripple mode multiplier building block
- Multiplier support
- Comparator functions of A and B inputs
 - A greater-than-or-equal-to B
 - A not-equal-to B
 - A less-than-or-equal-to B

Ripple Mode includes an optional configuration that performs arithmetic using fast carry chain methods. In this configuration (also referred to as CCU2 mode) two additional signals, Carry Generate and Carry Propagate, are generated on a per slice basis to allow fast arithmetic functions to be constructed by concatenating Slices.

RAM Mode

In this mode, a 16x4-bit distributed single port RAM (SPR) can be constructed in one PFU using each LUT block in Slice 0 and Slice 1 as a 16 x 2-bit memory in each slice. Slice 2 is used to provide memory address and control signals.

A 16 x 2-bit pseudo dual port RAM (PDPR) memory is created in one PFU by using one Slice as the read-write port and the other companion slice as the read-only port. The slice with the read-write port updates the SRAM data contents in both slices at the same write cycle.

ECP5/ECP5-5G devices support distributed memory initialization.

The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. [Table 2.3](#) lists the number of slices required to implement different distributed RAM primitives. For more information about using RAM in ECP5/ECP5-5G devices, refer to [ECP5 and ECP5-5G Memory Usage Guide \(TN1264\)](#).

Table 2.3. Number of Slices Required to Implement Distributed RAM

| | SPR 16 X 4 | PDPR 16 X 4 |
|------------------|------------|-------------|
| Number of slices | 3 | 6 |

Note: SPR = Single Port RAM, PDPR = Pseudo Dual Port RAM

ROM Mode

ROM mode uses the LUT logic; hence, Slices 0 through 3 can be used in ROM mode. Preloading is accomplished through the programming interface during PFU configuration.

For more information, refer to [ECP5 and ECP5-5G Memory Usage Guide \(TN1264\)](#).

2.3. Routing

There are many resources provided in the ECP5/ECP5-5G devices to route signals individually or as busses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The ECP5/ECP5-5G family has an enhanced routing architecture that produces a compact design. The Diamond design software tool suites take the output of the synthesis tool and places and routes the design.

2.4. Clocking Structure

ECP5/ECP5-5G clocking structure consists of clock synthesis blocks (sysCLOCK PLL); balanced clock tree networks (PCLK and ECLK trees); and efficient clock logic modules (CLOCK DIVIDER and Dynamic Clock Select (DCS), Dynamic Clock Control (DCC) and DLL). All of these functions are described below.

2.4.1. sysCLOCK PLL

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The devices in the ECP5/ECP5-5G family support two to four full-featured General Purpose PLLs. The sysCLOCK PLLs provide the ability to synthesize clock frequencies.

The architecture of the PLL is shown in [Figure 2.5](#). A description of the PLL functionality follows.

CLKI is the reference frequency input to the PLL and its source can come from two different external CLK inputs or from internal routing. A non-glitchless 2-to-1 input multiplexor is provided to dynamically select between two different external reference clock sources. The CLKI input feeds into the input Clock Divider block.

CLKFB is the feedback signal to the PLL which can come from internal feedback path, routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The PLL has four clock outputs CLKOP, CLKOS, CLKOS2 and CLKOS3. Each output has its own output divider, thus allowing the PLL to generate different frequencies for each output. The output dividers can have a value from 1 to 128. The CLKOP, CLKOS, CLKOS2, and CLKOS3 outputs can all be used to drive the primary clock network. Only CLKOP and CLKOS outputs can go to the edge clock network.

The setup and hold times of the device can be improved by programming a phase shift into the CLKOS, CLKOS2, and CLKOS3 output clocks which will advance or delay the output clock with reference to the CLKOP output clock. This phase shift can be either programmed during configuration or can be adjusted dynamically using the PHASESEL, PHASEDIR, PHASESTEP, and PHASELOADREG ports.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected.




Figure 2.5. General Purpose PLL Diagram

Table 2.4 provides a description of the signals in the PLL blocks.

Table 2.4. PLL Blocks Signal Descriptions

| Signal | Type | Description |
|---------------|--------|--|
| CLKI | Input | Clock Input to PLL from external pin or routing |
| CLKI2 | Input | Muxed clock input to PLL |
| SEL | Input | Input Clock select, selecting from CLKI and CLKI2 inputs |
| CLKFB | Input | PLL Feedback Clock |
| PHASESEL[1:0] | Input | Select which output to be adjusted on Phase by PHASEDIR, PHASESTEP, PHASELOADREG |
| PHASEDIR | Input | Dynamic Phase adjustment direction. |
| PHASESTEP | Input | Dynamic Phase adjustment step. |
| PHASELOADREG | Input | Load dynamic phase adjustment values into PLL. |
| CLKOP | Output | Primary PLL output clock (with phase shift adjustment) |
| CLKOS | Output | Secondary PLL output clock (with phase shift adjust) |
| CLKOS2 | Output | Secondary PLL output clock2 (with phase shift adjust) |
| CLKOS3 | Output | Secondary PLL output clock3 (with phase shift adjust) |
| LOCK | Output | PLL LOCK to CLKI, Asynchronous signal. Active high indicates PLL lock |
| STDBY | Input | Standby signal to power down the PLL |
| RST | Input | Resets the PLL |
| ENCLKOP | Input | Enable PLL output CLKOP |
| ENCLKOS | Input | Enable PLL output CLKOS |
| ENCLKOS2 | Input | Enable PLL output CLKOS2 |
| ENCLKOS3 | Input | Enable PLL output CLKOS3 |

For more details on the PLL you can refer to the [ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide \(TN1263\)](#).

2.5. Clock Distribution Network

There are two main clock distribution networks for any member of the ECP5/ECP5-5G product family, namely Primary Clock (PCLK) and Edge Clock (ECLK). These clock networks have the clock sources come from many different sources, such as Clock Pins, PLL outputs, DLLDEL outputs, Clock divider outputs, SERDES/PCS clocks and some on chip generated clock signal. There are clock dividers (CLKDIV) blocks to provide the slower clock from these clock sources.

ECP5/ECP5-5G also supports glitchless dynamic enable function (DCC) for the PCLK Clock to save dynamic power. There are also some logics to allow dynamic glitchless selection between two clocks for the PCLK network (DCS).

Overview of Clocking Network is shown in [Figure 2.6](#) on page 20 for LFE5UM/LFE5UM5G-85 device.




Figure 2.6. LFE5UM/LFE5UM5G-85 Clocking

2.5.1. Primary Clocks

The ECP5/ECP5-5G device family provides low-skew, high fan-out clock distribution to all synchronous elements in the FPGA fabric through the Primary Clock Network.

The primary clock network is divided into four clocking quadrants: Top Left (TL), Bottom Left (BL), Top Right (TR), and Bottom Right (BR). Each of these quadrants has 16 clocks that can be distributed to the fabric in the quadrant.

The Lattice Diamond software can automatically route each clock to one of the four quadrants up to a maximum of 16 clocks per quadrant. The user can change how the clocks are routed by specifying a preference in the Lattice Diamond software to locate the clock to specific. The ECP5/ECP5-5G device provides the user with a maximum of 64 unique clock input sources that can be routed to the primary Clock network.

Primary clock sources are:

- Dedicated clock input pins
- PLL outputs
- CLKDIV outputs
- Internal FPGA fabric entries (with minimum general routing)
- SERDES/PCS/PCSDIV clocks
- OSC clock

These sources are routed to one of four clock switches called a Mid Mux. The outputs of the Mid Mux are routed to the center of the FPGA where another clock switch, called the Center MUX, is used to route the primary clock sources to primary clock distribution to the ECP5/ECP5-5G fabric. These routing muxes are shown in Figure 2.6. Since there is a maximum of 60 unique clock input sources to the clocking quadrants, there are potentially 64 unique clock domains that can be used in the ECP5/ECP5-5G Device. For more information about the primary clock tree and connections, refer to [ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide \(TN1263\)](#).

2.5.1.1. Dynamic Clock Control

The Dynamic Clock Control (DCC) Quadrant Clock enable/disable feature allows internal logic control of the quadrant primary clock network. When a clock network is disabled, the clock signal is static and not toggle. All the logic fed by that clock will not toggle, reducing the overall power consumption of the device. The disable function will not create glitch and increase the clock latency to the primary clock network.

This DCC controls the clock sources from the Primary CLOCK MIDMUX before they are fed to the Primary Center MUX that drive the quadrant clock network. For more information about the DCC, refer to [ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide \(TN1263\)](#).

2.5.1.2. Dynamic Clock Select

The Dynamic Clock Select (DCS) is a smart multiplexer function available in the primary clock routing. It switches between two independent input clock sources. Depending on the operation modes, it switches between two (2) independent input clock sources either with or without any glitches. This is achieved regardless of when the select signal is toggled. Both input clocks must be running to achieve functioning glitch-less DCS output clock, but it is not required running clocks when used as non-glitch-less normal clock multiplexer.

There are two DCS blocks per device that are fed to all quadrants. The inputs to the DCS block come from all the output of MIDMUXs and Clock from CIB located at the center of the PLC array core. The output of the DCS is connected to one of the inputs of Primary Clock Center MUX.

[Figure 2.7](#) shows the timing waveforms of the default DCS operating mode. The DCS block can be programmed to other modes. For more information about the DCS, refer to [ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide \(TN1263\)](#).




Figure 2.7. DCS Waveforms

2.5.2. Edge Clock

ECP5/ECP5-5G devices have a number of high-speed edge clocks that are intended for use with the PIOs in the implementation of high-speed interfaces. There are two ECLK networks per bank IO on the Left and Right sides of the devices.

Each Edge Clock can be sourced from the following:

- Dedicated Clock input pins (PCLK)
- DLLDEL output (Clock delayed by 90°)
- PLL outputs (CLKOP and CLKOS)
- ECLKBRIDGE
- Internal Nodes




Figure 2.8. Edge Clock Sources per Bank

The edge clocks have low injection delay and low skew. They are used for DDR Memory or Generic DDR interfaces. For detailed information on Edge Clock connections, refer to [ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide \(TN1263\)](#).

2.6. Clock Dividers

ECP5/ECP5-5G devices have two clock dividers, one on the left side and one on the right side of the device. These are intended to generate a slower-speed system clock from a high-speed edge clock. The block operates in a $\div 2$, $\div 3.5$ mode and maintains a known phase relationship between the divided down clock and the high-speed clock based on the release of its reset signal.

The clock dividers can be fed from selected PLL outputs, external primary clock pins multiplexed with the DDRDEL Slave Delay or from routing. The clock divider outputs serve as primary clock sources and feed into the clock distribution network. The Reset (RST) control signal resets input and asynchronously forces all outputs to low. The SLIP signal slips the outputs one cycle relative to the input clock. For further information on clock dividers, refer to [ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide \(TN1263\)](#). Figure 2.9 shows the clock divider connections.




Figure 2.9. ECP5/ECP5-5G Clock Divider Sources

2.7. DDRDLL

Every DDRDLL (master DLL block) can generate phase shift code representing the amount of delay in a delay block that corresponds to 90° phase of the reference clock input. The reference clock can be either from PLL, or input pin. This code is used in the DQSBUF block that controls a set of DQS pin groups to interface with DDR memory (slave DLL).

There are two DDRDLLs that supply two sets of codes (for two different reference clock frequencies) to each side of the I/Os (at each of the corners). The DQSBUF uses this code to control the DQS input of the DDR memory to 90° shift to clock DQs at the center of the data eye for DDR memory interface.

The code is also sent to another slave DLL, DLLDEL, that takes a clock input and generates a 90° shift clock output to drive the clocking structure. This is useful to interface edge-aligned Generic DDR, where 90° clocking needs to be created. [Figure 2.10](#) shows DDRDLL functional diagram.




Figure 2.10. DDRDLL Functional Diagram

Table 2.5. DDRDLL Ports List

| Port Name | Type | Description |
|-------------|--------|---|
| CLK | Input | Reference clock input to the DDRDLL. Should run at the same frequency as the clock to the delay code. |
| RST | Input | Reset Input to the DDRDLL. |
| UDDCNTLN | Input | Update Control to update the delay code. The code is the DCNTL[7:0] outputs. These outputs are updated when the UDDCNTLN signal is LOW. |
| FREEZE | Input | FREEZE goes high and, without a glitch, turns off the DLL internal clock and the ring oscillator output clock. When FREEZE goes low, it turns them back on. |
| DDRDEL | Output | The delay codes from the DDRDLL to be used in DQSBUF or DLLDEL. |
| LOCK | Output | Lock output to indicate the DDRDLL has valid delay output. |
| DCNTL [7:0] | Output | The delay codes from the DDRDLL available for the user IP. |

There are four identical DDRDLLs, one in each of the four corners in LFE5-85 and LFE5-45 devices, and two DDRDLLs in both LFE5-25 & LFE5-12 devices in the upper two corners. Each DDRDLL can generate delay code based on the reference frequency. The slave DLL (DQSBUF and DLLDEL) use the code to delay the signal, to create the phase shifted signal used for either DDR memory, to create 90° shift clock. [Figure 2.11](#) shows the DDRDLL and the slave DLLs on the top level view.




Figure 2.11. ECP5/ECP5-5G DLL Top Level View (For LFE-45 and LFE-85)

2.8. sysMEM Memory

ECP5/ECP5-5G devices contain a number of sysMEM Embedded Block RAM (EBR). The EBR consists of an 18 Kb RAM with memory core, dedicated input registers and output registers with separate clock and clock enable. Each EBR includes functionality to support true dual-port, pseudo dual-port, single-port RAM, ROM and FIFO buffers (via external PFUs).

2.8.1. sysMEM Memory Block

The sysMEM block can implement single port, dual port or pseudo dual port memories. Each block can be used in a variety of depths and widths as listed in [Table 2.6](#) on page 25. FIFOs can be implemented in sysMEM EBR blocks by implementing support logic with PFUs. The EBR block facilitates parity checking by supporting an optional parity bit for each data byte. EBR blocks provide byte-enable support for configurations with 18-bit and 36-bit data widths. For more information, refer to [ECP5 and ECP5-5G Memory Usage Guide \(TN1264\)](#).

Table 2.6. sysMEM Block Configurations

| Memory Mode | Configurations |
|------------------|---|
| Single Port | 16,384 x 1 8,192 x 2 4,096 x 4 2,048 x 9 1,024 x 18 512 x 36 |
| True Dual Port | 16,384 x 1 8,192 x 2 4,096 x 4 2,048 x 9 1,024 x 18 |
| Pseudo Dual Port | 16,384 x 1 8,192 x 2 4,096 x 4 2,048 x 9 1,024 x 18 512 x 36 |

2.8.2. Bus Size Matching

All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1, and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

2.8.3. RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration. By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

2.8.4. Memory Cascading

Larger and deeper blocks of RAM can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.

2.8.5. Single, Dual and Pseudo-Dual Port Modes

In all the sysMEM RAM modes the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the output.

EBR memory supports the following forms of write behavior for single port or dual port operation:

- **Normal** – Data on the output appears only during a read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
- **Write Through** – A copy of the input data appears at the output of the same port during a write cycle. This mode is supported for all data widths.
- **Read-Before-Write** – When new data is written, the old content of the address appears at the output. This mode is supported for x9, x18, and x36 data widths.