# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



PRELIMINARY PRODUCT SPECIFICATION



**Integrated Circuits Group** 

# LH28F320S3HNS-ZM Flash Memory 32Mbit (4Mbitx8/2Mbitx16)

(Model Number: LHF32KZM) Lead-free (Pb-free)

Spec. Issue Date: October 15, 2004 Spec No: EL16X116

	SPEC. No. EL16X116
	$\frac{15SUE:}{1000000000000000000000000000000000000$
То;	
SP	ECIFICATIONS
Product Type	32Mbit Flash Memory
LH	2 8 F 3 2 0 S 3 H N S – Z M
Model No	(LHF32KZM)
	ions contains <u>59</u> pages including the cover and appendix. y objections, please contact us before issuing purchasing order.
	,Ε
DATE:	
BY:	PRESENTED
	BY: ACTA
	Dept. General Manager
	REVIEWED BY: PREPARED BY:
	H. Jahata 24 Hubota
	Product Development Dept. I
	System-Flash Division Integrated Circuits Group
	SHARP CORPORATION

#### LHF32KZM

- SHARP
  - Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
  - •When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
    - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
      - •Office electronics
      - •Instrumentation and measuring equipment
      - Machine tools
      - Audiovisual equipment
      - •Home appliance
      - •Communication equipment other than for trunk lines
    - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
      - •Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
      - Mainframe computers
      - Traffic control systems
      - •Gas leak detectors and automatic cutoff devices
      - •Rescue and security equipment
      - •Other safety devices and safety equipment, etc.
    - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
      - •Aerospace equipment
      - •Communications equipment for trunk lines
      - •Control equipment for the nuclear power industry
      - •Medical equipment related to life support, etc.
    - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
  - Please direct all queries regarding the products covered herein to a sales representative of the company.



## CONTENTS

#### PAGE

1 INTRODUCTION 1.1 Product Overview	
2 PRINCIPLES OF OPERATION	
3 BUS OPERATION	8
3.1 Read	
3.2 Output Disable	
3.3 Standby	
3.4 Deep Power-Down	
3.5 Read Identifier Codes Operation	
3.6 Query Operation	
3.7 Write	9
4 COMMAND DEFINITIONS	9
4.1 Read Array Command	. 12
4.2 Read Identifier Codes Command	. 12
4.3 Read Status Register Command	. 12
4.4 Clear Status Register Command	. 12
4.5 Query Command	. 13
4.5.1 Block Status Register	. 13
4.5.2 CFI Query Identification String	. 14
4.5.3 System Interface Information	. 14
4.5.4 Device Geometry Definition	. 15
4.5.5 SCS OEM Specific Extended Query Table.	
4.6 Block Erase Command	
4.7 Full Chip Erase Command	
4.8 Word/Byte Write Command	
4.9 Multi Word/Byte Write Command	
4.10 Block Erase Suspend Command	
4.11 (Multi) Word/Byte Write Suspend Command	
4.12 Set Block Lock-Bit Command	
4.13 Clear Block Lock-Bits Command	
4.14 STS Configuration Command	. 20

5 DESIGN CONSIDERATIONS
5.1 Three-Line Output Control31
5.2 STS and Block Erase, Full Chip Erase, (Multi)
Word/Byte Write and Block Lock-Bit Configuration
Polling31
5.3 Power Supply Decoupling31
5.4 V <sub>PP</sub> Trace on Printed Circuit Boards31
5.5 V <sub>CC</sub> , V <sub>PP</sub> , RP# Transitions32
5.6 Power-Up/Down Protection32
5.7 Power Dissipation32
6 ELECTRICAL SPECIFICATIONS
6.1 Absolute Maximum Ratings
6.2 Operating Conditions
6.2.1 Capacitance33
6.2.2 AC Input/Output Test Conditions34
6.2.3 DC Characteristics35
6.2.4 AC Characteristics - Read-Only Operations .37
6.2.5 AC Characteristics - Write Operations40
6.2.6 Alternative CE#-Controlled Writes42
6.2.7 Reset Operations44
6.2.8 Block Erase, Full Chip Erase, (Multi)
Word/Byte Write and Block Lock-Bit
Configuration Performance45
7 ADDITIONAL INFORMATION
7.1 Ordering Information47

### 8 PACKAGE AND PACKING SPECIFICATION.......48

1

PAGE

## LH28F320S3HNS-ZM 32M-BIT (4MBx8/2MBx16) Smart 3 Flash MEMORY

- Smart 3 Technology

   2.7V or 3.3V V<sub>CC</sub>
   2.7V, 3.3V or 5V V<sub>PP</sub>
- Common Flash Interface (CFI)
   Universal & Upgradable Interface
- Scalable Command Set (SCS)
- High Speed Write Performance
   32 Bytes x 2 plane Page Buffer
   2.7 µs/Byte Write Transfer Rate
- High Speed Read Performance — 110ns(3.3V±0.3V), 140ns(2.7V-3.6V)
- Operating Temperature — -40°C to +85°C
- High-Density Symmetrically-Blocked Architecture
   — Sixty-four 64K-byte Erasable Blocks
- Extended Cycling Capability
   100,000 Block Erase Cycles
  - 6.4 Million Block Erase Cycles/Chip
- Enhanced Automated Suspend Options
  - Write Suspend to Read
  - Block Erase Suspend to Write
  - Block Erase Suspend to Read

- Automated Write and Erase
  - Command User Interface
  - Status Register
- Low Power Management
  - Deep Power-Down Mode
  - Automatic Power Savings Mode
     Decreases I<sub>CC</sub> in Static Mode
- Enhanced Data Protection Features
   Absolute Protection with V<sub>PP</sub>=GND
  - Flexible Block Locking
  - Erase/Write Lockout during Power Transitions
- SRAM-Compatible Write Interface
- User-Configurable x8 or x16 Operation
- Industry-Standard Packaging — 56-Lead SSOP
- ETOX<sup>TM\*</sup> V Nonvolatile Flash Technology
- CMOS Process (P-type silicon substrate)
- Not designed or rated as radiation hardened

SHARP's LH28F320S3HNS-ZM Flash memory with Smart 3 technology is a high-density, low-cost, nonvolatile, read/write storage solution for a wide range of applications. Its symmetrically-blocked architecture, flexible voltage and extended cycling provide for highly flexible component suitable for resident flash arrays, SIMMs and memory cards. Its enhanced suspend capabilities provide for an ideal solution for code + data storage applications. For secure code storage applications, such as networking, where code is either directly executed out of flash or downloaded to DRAM, the LH28F320S3HNS-ZM offers three levels of protection: absolute protection with V<sub>PP</sub> at GND, selective hardware block locking, or flexible software block locking. These alternatives give designers ultimate control of their code security needs.

The LH28F320S3HNS-ZM is conformed to the flash Scalable Command Set (SCS) and the Common Flash Interface (CFI) specification which enable universal and upgradable interface, enable the highest system/device data transfer rates and minimize device and system-level implementation costs.

The LH28F320S3HNS-ZM is manufactured on SHARP's 0.4µm ETOX<sup>TM\*</sup> V process technology. It come in industry-standard package: the 56-Lead SSOP, ideal for board constrained applications.

\*ETOX is a trademark of Intel Corporation.

## **1 INTRODUCTION**

This datasheet contains LH28F320S3HNS-ZM specifications. Section 1 provides a flash memory overview. Sections 2, 3, 4, and 5 describe the memory organization and functionality. Section 6 covers electrical specifications.

### **1.1 Product Overview**

The LH28F320S3HNS-ZM is a high-performance 32M-bit Smart 3 Flash memory organized as 4MBx8/2MBx16. The 4MB of data is arranged in sixty-four 64K-byte blocks which are individually erasable, lockable, and unlockable in-system. The memory map is shown in Figure 3.

Smart 3 technology provides a choice of V<sub>CC</sub> and V<sub>PP</sub> combinations, as shown in Table 1, to meet system performance and power expectations. 2.7V V<sub>CC</sub> consumes approximately one-fifth the power of 5V V<sub>CC</sub>. V<sub>PP</sub> at 2.7V and 3.3V eliminates the need for a separate 12V converter. In addition to flexible erase and program voltages, the dedicated V<sub>PP</sub> pin gives complete data protection when V<sub>PP</sub>  $\leq$  V<sub>PPIK</sub>.

Table 1. V<sub>CC</sub> and V<sub>PP</sub> Voltage CombinationsOffered by Smart 3 Technology

V <sub>CC</sub> Voltage	V <sub>PP</sub> Voltage
2.7V	2.7V, 3.3V, 5V
3.3V	3.3V, 5V

Internal  $V_{CC}$  and  $V_{PP}$  detection Circuitry automatically configures the device for optimized read and write operations.

A Command User Interface (CUI) serves as the interface between the system processor and internal operation of the device. A valid command sequence written to the CUI initiates device automation. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for block erase, full chip erase, (multi) word/byte write and block lock-bit configuration operations.

A block erase operation erases one of the device's 64K-byte blocks typically within 0.41s ( $3.3V V_{CC}$ , 5V  $V_{PP}$ ) independent of other blocks. Each block can be independently erased 100,000 times (6.4 million block erases per device). Block erase suspend mode allows system software to suspend block erase to read or write data from any other block.

A word/byte write is performed in byte increments typically within 12.95 $\mu$ s (3.3V V<sub>CC</sub>, 5V V<sub>PP</sub>). A multi word/byte write has high speed write performance of 2.7 $\mu$ s/byte (3.3V V<sub>CC</sub>, 5V V<sub>PP</sub>). (Multi) Word/byte write suspend mode enables the system to read data

or execute code from any other flash memory array location.

Individual block locking uses a combination of bits and WP#, Sixty-four block lock-bits, to lock and unlock blocks. Block lock-bits gate block erase, full chip erase and (multi) word/byte write operations. Block lock-bit configuration operations (Set Block Lock-Bit and Clear Block Lock-Bits commands) set and cleared block lock-bits.

The status register indicates when the WSM's block erase, full chip erase, (multi) word/byte write or block lock-bit configuration operation is finished.


The STS output gives an additional indicator of WSM activity by providing both a hardware signal of status (versus software polling) and status masking (interrupt masking for background block erase, for example). Status polling using STS minimizes both CPU overhead and system power consumption. STS pin can be configured to different states using the Configuration command. The STS pin defaults to RY/BY# operation. When low, STS indicates that the WSM is performing a block erase, full chip erase, (multi) word/byte write or block lock-bit configuration. STS-High Z indicates that the WSM is ready for a new command, block erase is suspended and (multi) word/byte write are inactive, (multi) word/byte write are suspended, or the device is in deep power-down mode. The other 3 alternate configurations are all pulse mode for use as a system interrupt.

The access time is 110ns ( $t_{AVQV}$ ) over the extended temperature range (-40°C to +85°C) and V<sub>CC</sub> supply voltage range of 3.0V-3.6V. At lower V<sub>CC</sub> voltage, the access time is 140ns (2.7V-3.6V).

The Automatic Power Savings (APS) feature substantially reduces active current when the device is in static mode (addresses not switching). In APS mode, the typical  $I_{CCR}$  current is 3 mA at 3.3V V<sub>CC</sub>.

When either  $CE_0$ # or  $CE_1$ #, and RP# pins are at  $V_{CC}$ , the  $I_{CC}$  CMOS standby mode is enabled. When the RP# pin is at GND, deep power-down mode is enabled which minimizes power consumption and provides write protection during reset. A reset time  $(t_{PHQV})$  is required from RP# switching high until outputs are valid. Likewise, the device has a wake time  $(t_{PHEL})$  from RP#-high until writes to the CUI are recognized. With RP# at GND, the WSM is reset and the status register is cleared.

The device is available in 56-Lead SSOP (Shrink Small Outline Package). Pinout is shown in Figure 2.



## LHF32KZM

Symbol	Туре	Name and Function
	<b>7</b> 1 <sup></sup>	ADDRESS INPUTS: Inputs for addresses during read and write operations. Addresses are
		internally latched during a write cycle.
	NIDUT	A0: Byte Select Address. Not used in x16 mode(can be floated).
A <sub>0</sub> -A <sub>21</sub>	INPUT	A1-A4: Column Address. Selects 1 of 16 bit lines.
		A5-A15: Row Address. Selects 1 of 2048 word lines.
		A16-A21 : Block Address.
		DATA INPUT/OUTPUTS:
		DQ0-DQ7:Inputs data and commands during CUI write cycles; outputs data during memory
		array, status register, query, and identifier code read cycles. Data pins float to high-
		impedance when the chip is deselected or outputs are disabled. Data is internally latched
DQ <sub>0</sub> -DQ <sub>15</sub>		during a write cycle.
0 13	OUTPUT	DQ <sub>8</sub> -DQ <sub>15</sub> :Inputs data during CUI write cycles in x16 mode; outputs data during memory
		array read cycles in x16 mode; not used for status register, query and identifier code read
		mode. Data pins float to high-impedance when the chip is deselected, outputs are
		disabled, or in x8 mode(Byte#= $V_{II}$ ). Data is internally latched during a write cycle.
		CHIP ENABLE: Activates the device's control logic, input buffers decoders, and sense
CE <sub>0</sub> #,	INPUT	amplifiers. Either CE0# or CE1# VIH deselects the device and reduces power consumption
CE <sub>1</sub> #		to standby levels. Both $CE_0$ # and $CE_1$ # must be $V_{II}$ to select the devices.
		<b>RESET/DEEP POWER-DOWN:</b> Puts the device in deep power-down mode and resets
<b>DD</b> #		internal automation. RP# $V_{IH}$ enables normal operation. When driven $V_{II}$ , RP# inhibits
RP#	INPUT	write operations which provides data protection during power transitions. Exit from deep
		power-down sets the device to read array mode.
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
		WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are
WE#	INPUT	latched on the rising edge of the WE# pulse.
		STS (RY/BY#): Indicates the status of the internal WSM. When configured in level mode
		(default mode), it acts as a RY/BY# pin. When low, the WSM is performing an internal
	OPEN	operation (block erase, full chip erase, (multi) word/byte write or block lock-bit
STS	DRAIN	configuration). STS High Z indicates that the WSM is ready for new commands, block
	OUTPUT	erase is suspended, and (multi) word/byte write is inactive, (multi) word/byte write is
		suspended or the device is in deep power-down mode. For alternate configurations of the
		STATUS pin, see the Configuration command.
WP#	INPUT	WRITE PROTECT: Master control for block locking. When VIL, Locked blocks can not be
VVI #		erased and programmed, and block lock-bits can not be set and reset.
		BYTE ENABLE: BYTE# V <sub>IL</sub> places device in x8 mode. All data is then input or output on
BYTE#	INPUT	DQ <sub>0-7</sub> , and DQ <sub>8-15</sub> float. BYTE# V <sub>IH</sub> places the device in x16 mode , and turns off the A <sub>0</sub>
		input buffer.
		BLOCK ERASE, FULL CHIP ERASE, (MULTI) WORD/BYTE WRITE, BLOCK LOCK-
		BIT CONFIGURATION POWER SUPPLY: For erasing array blocks, writing bytes or
V <sub>PP</sub>	SUPPLY	configuring block lock-bits. With V <sub>PP</sub> ≤V <sub>PPLK</sub> , memory contents cannot be altered. Block
		erase, full chip erase, (multi) word/byte write and block lock-bit configuration with an invalid
		V <sub>PP</sub> (see DC Characteristics) produce spurious results and should not be attempted.
		<b>DEVICE POWER SUPPLY:</b> Internal detection configures the device for 2.7V or 3.3V
		operation. To switch from one voltage to another, ramp $V_{CC}$ down to GND and then ramp
V <sub>CC</sub>	SUPPLY	$V_{CC}$ to the new voltage. Do not float any power pins. With $V_{CC} \leq V_{LKO}$ , all write attempts to
00		the flash memory are inhibited. Device operations at invalid $V_{CC}$ voltage (see DC
		Characteristics) produce spurious results and should not be attempted.
GND	SUPPLY	<b>GROUND:</b> Do not float any ground pins.
NC		<b>NO CONNECT:</b> Lead is not internal connected; it may be driven or floated.

## 2 PRINCIPLES OF OPERATION

The LH28F320S3HNS-ZM Flash memory includes an on-chip WSM to manage block erase, full chip erase, (multi) word/byte write and block lock-bit configuration functions. It allows for: 100% TTL-level control inputs, fixed power supplies during block erase, full chip erase, (multi) word/byte write and block lock-bit configuration, and minimal processor overhead with RAM-Like interface timings.

After initial device power-up or return from deep power-down mode (see Bus Operations), the device defaults to read array mode. Manipulation of external memory control pins allow array read, standby, and output disable operations.

Status register, query structure and identifier codes can be accessed through the CUI independent of the  $V_{PP}$  voltage. High voltage on  $V_{PP}$  enables successful block erase, full chip erase, (multi) word/byte write and block lock-bit configuration. All functions associated with altering memory contents—block erase, full chip erase, (multi) word/byte write and block lock-bit configuration, status, query and identifier codes—are accessed via the CUI and verified through the status register.

Commands are written using standard microprocessor write timings. The CUI contents serve as input to the WSM, which controls the block erase, full chip erase, (multi) word/byte write and block lock-bit configuration. The internal algorithms are regulated by the WSM, including pulse repetition, internal verification, and margining of data. Addresses and data are internally latch during write cycles. Writing the appropriate command outputs array data, accesses the identifier codes, outputs query structure or outputs status register data.

Interface software that initiates and polls progress of block erase, full chip erase, (multi) word/byte write and block lock-bit configuration can be stored in any block. This code is copied to and executed from system RAM during flash memory updates. After successful completion, reads are again possible via the Read Array command. Block erase suspend allows system software to suspend a block erase to read or write data from any other block. Write suspend allows system software to suspend a (multi) word/byte write to read data from any other flash memory array location.

### 2.1 Data Protection

Depending on the application, the system designer may choose to make the  $V_{PP}$  power supply switchable (available only when block erase, full chip erase, (multi) word/byte write and block lock-bit configuration are required) or hardwired to  $V_{PPH1/2/3}$ . The device accommodates either design practice and encourages optimization of the processor-memory interface.

When  $V_{PP} \leq V_{PPLK}$ , memory contents cannot be altered. The CUI, with multi-step block erase, full chip erase, (multi) word/byte write and block lock-bit configuration command sequences, provides protection from unwanted operations even when high voltage is applied to  $V_{PP}$ . All write functions are disabled when  $V_{CC}$  is below the write lockout voltage  $V_{LKO}$  or when RP# is at  $V_{IL}$ . The device's block locking capability provides additional protection from inadvertent code or data alteration by gating block erase, full chip erase and (multi) word/byte write operations.

1FFFFF		
1F0000	64K-byte Block	31
1EFFFF 1E0000	64K-byte Block	30
1DFFFF 1D0000	64K-byte Block	29
1CFFFF 1C0000	64K-byte Block	28
1BFFFF 1B0000	64K-byte Block	27
1AFFFF	64K-byte Block	26
1A0000 19FFFF	64K-byte Block	25
190000 18FFFF	64K-byte Block	24
180000 17FFFF	64K-byte Block	23
170000 16FFFF	64K-byte Block	22
160000 15FFFF	64K-byte Block	21
150000 14FFFF	64K-byte Block	20
140000 13FFFF	64K-byte Block	19
130000 12FFFF	64K-byte Block	18
120000 11FFFF	64K-byte Block	17
110000 10FFFF		17
100000 0FFFFF	64K-byte Block	_
0F0000 0EFFFF	64K-byte Block	15
0E0000 0DFFFF	64K-byte Block	14
0D0000 0CFFFF	64K-byte Block	13
0C0000 0BFFFF	64K-byte Block	12
0B0000	64K-byte Block	11
0AFFFF 0A0000	64K-byte Block	10
09FFFF 090000	64K-byte Block	9
08FFFF 080000	64K-byte Block	8
07FFFF 070000	64K-byte Block	7
06FFFF 060000	64K-byte Block	6
05FFFF 050000	64K-byte Block	5
04FFFF 040000	64K-byte Block	4
03FFFF 030000	64K-byte Block	3
02FFFF	64K-byte Block	2
020000 01FFFF	64K-byte Block	1
010000 00FFFF	64K-byte Block	0
000000	-	

3FFFFF 3F0000	64K-byte Block	63
3EFFFF 3E0000	64K-byte Block	62
3DFFFF 3D0000	64K-byte Block	61
3CFFFF 3C0000	64K-byte Block	60
3BFFFF	64K-byte Block	59
3B0000 3AFFFF	64K-byte Block	58
3A0000 39FFFF 390000	64K-byte Block	57
38FFFF	64K-byte Block	56
380000 37FFFF	64K-byte Block	55
370000 36FFFF	64K-byte Block	54
360000 35FFFF	64K-byte Block	53
350000 34FFFF	64K-byte Block	52
340000 33FFFF	64K-byte Block	51
330000 32FFFF	64K-byte Block	50
320000 31FFFF	64K-byte Block	49
310000 30FFFF	64K-byte Block	48
300000 2FFFFF	64K-byte Block	47
2F0000 2EFFFF	64K-byte Block	46
2E0000 2DFFFF	64K-byte Block	45
2D0000 2CFFFF	64K-byte Block	44
2C0000 2BFFFF	64K-byte Block	43
2B0000 2AFFFF	64K-byte Block	42
2A0000 29FFFF	64K-byte Block	41
290000 28FFFF	64K-byte Block	40
280000 27FFFF	64K-byte Block	<del>40</del> 39
270000 26FFFF	64K-byte Block	38
260000 25FFFF	64K-byte Block	30 37
250000 24FFFF	-	
240000 23FFFF	64K-byte Block	36
230000 22FFFF	64K-byte Block	35
220000 21FFFF	64K-byte Block	34
210000 20FFFF	64K-byte Block	33
200000	64K-byte Block	32

Figure 3. Memory Map

## **3 BUS OPERATION**

The local CPU reads and writes flash memory insystem. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

## 3.1 Read

Information can be read from any block, identifier codes, query structure, or status register independent of the V<sub>PP</sub> voltage. RP# must be at V<sub>IH</sub>.

The first task is to write the appropriate read mode command (Read Array, Read Identifier Codes, Query or Read Status Register) to the CUI. Upon initial device power-up or after exit from deep power-down mode, the device automatically resets to read array mode. Five control pins dictate the data flow in and out of the component: CE# (CE<sub>0</sub>#, CE<sub>1</sub>#), OE#, WE#, RP# and WP#. CE<sub>0</sub>#, CE<sub>1</sub># and OE# must be driven active to obtain data at the outputs. CE<sub>0</sub>#, CE<sub>1</sub># is the device selection control, and when active enables the selected memory device. OE# is the data output (DQ<sub>0</sub>-DQ<sub>15</sub>) control and when active drives the selected memory data onto the I/O bus. WE# and RP# must be at V<sub>IH</sub>. Figure 17, 18 illustrates a read cycle.

## 3.2 Output Disable

With OE# at a logic-high level ( $V_{IH}$ ), the device outputs are disabled. Output pins  $DQ_0$ - $DQ_{15}$  are placed in a high-impedance state.

## 3.3 Standby

Either  $CE_0$ # or  $CE_1$ # at a logic-high level (V<sub>IH</sub>) places the device in standby mode which substantially reduces device power consumption.  $DQ_0$ - $DQ_{15}$ outputs are placed in a high-impedance state independent of OE#. If deselected during block erase, full chip erase, (multi) word/byte write and block lock-bit configuration, the device continues functioning, and consuming active power until the operation completes.

### 3.4 Deep Power-Down

RP# at  $V_{II}$  initiates the deep power-down mode.

In read modes, RP#-low deselects the memory, places output drivers in a high-impedance state and turns off all internal circuits. RP# must be held low for a minimum of 100 ns. Time  $t_{PHQV}$  is required after return from power-down until initial memory access outputs are valid. After this wake-up interval, normal operation is restored. The CUI is reset to read array mode and status register is set to 80H.

During block erase, full chip erase, (multi) word/byte write or block lock-bit configuration modes, RP#-low will abort the operation. STS remains low until the reset operation is complete. Memory contents being altered are no longer valid; the data may be partially erased or written. Time  $t_{PHWL}$  is required after RP# goes to logic-high (V<sub>IH</sub>) before another command can be written.

As with any automated device, it is important to assert RP# during system reset. When the system comes out of reset, it expects to read from the flash memory. Automated flash memories provide status information when accessed during block erase, full chip erase, (multi) word/byte write and block lock-bit configuration. If a CPU reset occurs with no flash memory reset, proper CPU initialization may not occur because the flash memory may be providing status information instead of array data. SHARP's flash memories allow proper CPU initialization following a system reset through the use of the RP# input. In this application, RP# is controlled by the same RESET# signal that resets the system CPU.

## 3.5 Read Identifier Codes Operation

The read identifier codes operation outputs the manufacturer code, device code, block status codes for each block (see Figure 4). Using the manufacturer and device codes, the system CPU can automatically match the device with its proper algorithms. The block status codes identify locked or unlocked block setting and erase completed or erase uncompleted condition.




Figure 4. Device Identifier Code Memory Map

#### 3.6 Query Operation

The query operation outputs the query structure. Query database is stored in the 48Byte ROM. Query structure allows system software to gain critical information for controlling the flash component. Query structure are always presented on the lowestorder data output ( $DQ_0$ - $DQ_7$ ) only.

#### 3.7 Write

Writing commands to the CUI enable reading of device data and identifier codes. They also control inspection and clearing of the status register. When  $V_{CC}=V_{CC1/2}$  and  $V_{PP}=V_{PPH1/2/3}$ , the CUI additionally controls block erase, full chip erase, (multi) word/byte write and block lock-bit configuration.

The Block Erase command requires appropriate command data and an address within the block to be erased. The Word/byte Write command requires the command and address of the location to be written. Set Block Lock-Bit command requires the command and block address within the device (Block Lock) to be locked. The Clear Block Lock-Bits command requires the command and address within the device.

The CUI does not occupy an addressable memory location. It is written when WE# and CE# are active. The address and data needed to execute a command are latched on the rising edge of WE# or CE# (whichever goes high first). Standard microprocessor write timings are used. Figures 19 and 20 illustrate WE# and CE#-controlled write operations.

### **4 COMMAND DEFINITIONS**

When the V<sub>PP</sub> voltage  $\leq$  V<sub>PPLK</sub>, Read operations from the status register, identifier codes, query, or blocks are enabled. Placing V<sub>PPH1/2/3</sub> on V<sub>PP</sub> enables successful block erase, full chip erase, (multi) word/byte write and block lock-bit configuration operations.

Device operations are selected by writing specific commands into the CUI. Table 4 defines these commands.

Table 3. Bus Operations(BYTE#=V <sub>IH</sub> )										
Mode	Notes	RP#	CE <sub>0</sub> #	CE <sub>1</sub> #	OE#	WE#	Address	V <sub>PP</sub>	DQ <sub>0-15</sub>	STS
Read	1,2,3,9	VIH	V	VII	VII	V <sub>IH</sub>	X		D <sub>OUT</sub>	Х
Output Disable	3	VIH		V	V <sub>IH</sub>	V <sub>IH</sub>	X	Х	High Z	Х
Standby	3	V <sub>IH</sub>	V <sub>IH</sub> V <sub>IH</sub> V <sub>II</sub>	V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub>	х	х	x	х	High Z	х
Deep Power-Down	4	VII	X	X	Х	Х	X	Х	High Z	High Z
Read Identifier Codes	9	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Figure 4	Х	Note 5	High Z
Query	9	$V_{\text{IH}}$	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Table 7~11	Х	Note 6	High Z
Write	3,7,8,9	VIH	VIL	V <sub>IL</sub>	VIH	VIL	X	Х	D <sub>IN</sub>	Х

Table 3.1. Bus Operations(BYTE#=V<sub>u</sub>)

Table 5.1. Dus Operations(DTTE#= $v_{L}$ )										
Mode	Notes	RP#	CE <sub>0</sub> #	CE <sub>1</sub> #	OE#	WE#	Address	V <sub>PP</sub>	DQ <sub>0-7</sub>	STS
Read	1,2,3,9	VIH	VII	VII	VII	VIH	Х	X	D <sub>OUT</sub>	Х
Output Disable	3	V <sub>IH</sub>		V	V <sub>IH</sub>	V <sub>IH</sub>	X	Х	High Z	Х
Standby	3	V <sub>IH</sub>	V <sub>IH</sub> V <sub>IH</sub> V <sub>II</sub>	V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub>	X	X	x	х	High Z	х
Deep Power-Down	4	VII	X	X	Х	Х	Х	Х	High Z	High Z
Read Identifier Codes	9	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Figure 4	Х	Note 5	High Z
Query	9	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Table 7~11	Х	Note 6	High Z
Write	3,7,8,9	VIH	V <sub>IL</sub>	V <sub>IL</sub>	VIH	V <sub>IL</sub>	Х	Х	D <sub>IN</sub>	Х

#### NOTES:

Refer to DC Characteristics. When V<sub>PP</sub>≤V<sub>PPLK</sub>, memory contents can be read, but not altered.
 X can be V<sub>IL</sub> or V<sub>IH</sub> for control pins and addresses, and V<sub>PPLK</sub> or V<sub>PPH1/2/3</sub> for V<sub>PP</sub>. See DC Characteristics for V<sub>PPLK</sub> and V<sub>PPH1/2/3</sub> voltages.

3. STS is V<sub>OI</sub> (if configured to RY/BY# mode) when the WSM is executing internal block erase, full chip erase, (multi) word/byte write or block lock-bit configuration algorithms. It is floated during when the WSM is not busy, in block erase suspend mode with (multi) word/byte write inactive, (multi) word/byte write suspend mode, or deep power-down mode.

- 4. RP# at GND±0.2V ensures the lowest deep power-down current.
- 5. See Section 4.2 for read identifier code data.
- 6. See Section 4.5 for query data.

7. Command writes involving block erase, full chip erase, (multi) word/byte write or block lock-bit configuration are reliably executed when  $V_{PP}=V_{PPH1/2/3}$  and  $V_{CC}=V_{CC1/2}$ . 8. Refer to Table 4 for valid  $D_{IN}$  during a write operation. 9. Don't use the timing both OE# and WE# are  $V_{IL}$ .

140

Table 4. Command Definitions <sup>(10)</sup>								
	<b>Bus Cycles</b>	Notes		st Bus Cy		Second Bus Cycle		
Command	Req'd		Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>
Read Array/Reset	1		Write	Х	FFH			
Read Identifier Codes	≥2	4	Write	Х	90H	Read	IA	ID
Query	≥2		Write	Х	98H	Read	QA	QD
Read Status Register	2		Write	Х	70H	Read	Х	SRD
Clear Status Register	1		Write	Х	50H			
Block Erase Setup/Confirm	2	5	Write	BA	20H	Write	BA	D0H
Full Chip Erase Setup/Confirm	2		Write	Х	30H	Write	Х	D0H
Word/Byte Write Setup/Write	2	5,6	Write	WA	40H	Write	WA	WD
Alternate Word/Byte Write Setup/Write	2	5,6	Write	WA	10H	Write	WA	WD
Multi Word/Byte Write Setup/Confirm	≥4	9	Write	WA	E8H	Write	WA	N-1
Block Erase and (Multi) Word/byte Write Suspend	1	5	Write	Х	B0H			
Confirm and Block Erase and (Multi) Word/byte Write Resume	1	5	Write	Х	D0H			
Block Lock-Bit Set Setup/Confirm	2	7	Write	BA	60H	Write	BA	01H
Block Lock-Bit Reset Setup/Confirm	2	8	Write	Х	60H	Write	Х	D0H
STS Configuration Level-Mode for Erase and Write (RY/BY# Mode)	2		Write	х	B8H	Write	х	00H
STS Configuration Pulse-Mode for Erase	2		Write	Х	B8H	Write	Х	01H
STS Configuration Pulse-Mode for Write	2		Write	Х	B8H	Write	Х	02H
STS Configuration Pulse-Mode for Erase and Write	2		Write	Х	B8H	Write	Х	03H

#### NOTES:

1. BUS operations are defined in Table 3 and Table 3.1.

2. X=Any valid address within the device.

IA=Identifier Code Address: see Figure 4.

QA=Query Offset Address.

BA=Address within the block being erased or locked.

WA=Address of memory location to be written.

 SRD=Data read from status register. See Table 14 for a description of the status register bits. WD=Data to be written at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).

ID=Data read from identifier codes.

QD=Data read from query database.

- 4. Following the Read Identifier Codes command, read operations access manufacturer, device and block status codes. See Section 4.2 for read identifier code data.
- If the block is locked, WP# must be at V<sub>IH</sub> to enable block erase or (multi) word/byte write operations. Attempts
  to issue a block erase or (multi) word/byte write to a locked block while RP# is V<sub>IH</sub>.
- 6. Either 40H or 10H are recognized by the WSM as the byte write setup.
- 7. A block lock-bit can be set while WP# is  $V_{IH}$ .
- 8. WP# must be at V<sub>IH</sub> to clear block lock-bits. The clear block lock-bits operation simultaneously clears all block lock-bits.
- 9. Following the Third Bus Cycle, inputs the write address and write data of 'N' times. Finally, input the confirm command 'D0H'.
- 10. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

## 4.1 Read Array Command

Upon initial device power-up and after exit from deep power-down mode, the device defaults to read array mode. This operation is also initiated by writing the Read Array command. The device remains enabled for reads until another command is written. Once the internal WSM has started a block erase, full chip erase, (multi) word/byte write or block lock-bit configuration, the device will not recognize the Read Array command until the WSM completes its operation unless the WSM is suspended via an Erase Suspend and (Multi) Word/byte Write Suspend command. The Read Array command functions independently of the V<sub>PP</sub> voltage and RP# must be V<sub>IH</sub>.

#### 4.2 Read Identifier Codes Command

The identifier code operation is initiated by writing the Read Identifier Codes command. Following the command write, read cycles from addresses shown in Figure 4 retrieve the manufacturer, device, block lock configuration and block erase status (see Table 5 for identifier code values). To terminate the operation, write another valid command. Like the Read Array command, the Read Identifier Codes command functions independently of the V<sub>PP</sub> voltage and RP# must be V<sub>IH</sub>. Following the Read Identifier Codes command, the following information can be read:

Code	Address A21-A0	Data
Manufacture Code	000000 000001	B0
Device Code	000002 000003	D4
Block Status Code	X0004 <sup>(1)</sup> X0005 <sup>(1)</sup>	
Block is Unlocked		DQ <sub>0</sub> =0
Block is Locked		DQ <sub>0</sub> =1
•Last erase operation completed successfully		DQ <sub>1</sub> =0
<ul> <li>Last erase operation did not completed successfully</li> </ul>		DQ <sub>1</sub> =1
•Reserved for Future Use		DQ <sub>2-7</sub>

 Table 5. Identifier Codes

#### NOTE:

 X selects the specific block status code to be read. See Figure 4 for the device identifier code memory map.

## 4.3 Read Status Register Command

The status register may be read to determine when a block erase, full chip erase, (multi) word/byte write or block lock-bit configuration is complete and whether the operation completed successfully(see Table 14). It may be read at any time by writing the Read Status Register command. After writing this command, all subsequent read operations output data from the status register until another valid command is written. The status register contents are latched on the falling edge of OE# or CE#(Either CE<sub>0</sub># or CE<sub>1</sub>#), whichever occurs. OE# or CE#(Either CE<sub>0</sub># or CE<sub>1</sub>#) must toggle to V<sub>IH</sub> before further reads to update the status register latch. The Read Status Register command functions independently of the V<sub>PP</sub> voltage. RP# must be V<sub>IH</sub>.

The extended status register may be read to determine multi word/byte write availability(see Table 14.1). The extended status register may be read at any time by writing the Multi Word/Byte Write command. After writing this command, all subsequent read operations output data from the extended status register, until another valid command is written. Multi Word/Byte Write command must be re-issued to update the extended status register latch.

### 4.4 Clear Status Register Command

Status register bits SR.5, SR.4, SR.3 and SR.1 are set to "1"s by the WSM and can only be reset by the Clear Status Register command. These bits indicate various failure conditions (see Table 14). By allowing system software to reset these bits, several operations (such as cumulatively erasing or locking multiple blocks or writing several bytes in sequence) may be performed. The status register may be polled to determine if an error occurs during the sequence.

To clear the status register, the Clear Status Register command (50H) is written. It functions independently of the applied  $V_{PP}$  Voltage. RP# must be  $V_{IH}$ . This command is not functional during block erase, full chip erase, (multi) word/byte write block lock-bit configuration, block erase suspend or (multi) word/byte write suspend modes.



### 4.5 Query Command

Query database can be read by writing Query command (98H). Following the command write, read cycle from address shown in Table 7~11 retrieve the critical information to write, erase and otherwise control the flash component. A<sub>0</sub> of query offset address is ignored when X8 mode (BYTE#=V<sub>IL</sub>).

Query data are always presented on the low-byte data output ( $DQ_0$ - $DQ_7$ ). In x16 mode, high-byte ( $DQ_8$ - $DQ_{15}$ ) outputs 00H. The bytes not assigned to any information or reserved for future use are set to "0". This command functions independently of the V<sub>PP</sub> voltage. RP# must be V<sub>IH</sub>.

Table 6. Example of Query Structure Output								
Mode	Offset Address	Out	put					
		DQ <sub>15~8</sub>	DQ <sub>7~0</sub>					
	A <sub>5</sub> , A <sub>4</sub> , A <sub>3</sub> , A <sub>2</sub> , A <sub>1</sub> , A <sub>0</sub>							
	1 , 0 , 0 , 0 , 0 , 0 (20H)	High Z	"Q"					
X8 mode	1,0,0,0,0,1 (21H)	High Z	"Q"					
	1, 0,0,0,1,0 (22H)	High Z	"R"					
	1,0,0,0,1,1(23H)		"R"					
	A <sub>5</sub> , A <sub>4</sub> , A <sub>3</sub> , A <sub>2</sub> , A <sub>1</sub>							
X16 mode		00H	"Q"					
	1.0.0.0.1 (11H)	00H	"R"					

### 4.5.1 Block Status Register

This field provides lock configuration and erase status for the specified block. These informations are only available when device is ready (SR.7=1). If block erase or full chip erase operation is finished irregulary, block erase status bit will be set to "1". If bit 1 is "1", this block is invalid.

Table 7. Query Block Status Register		
Offset (Word Address)	Length	Description
(BA+2)H	01H	Block Status Register bit0 Block Lock Configuration 0=Block is unlocked 1=Block is Locked bit1 Block Erase Status 0=Last erase operation completed successfully 1=Last erase operation not completed successfully bit2-7 reserved for future use

### Note:

1. BA=The beginning of a Block Address.

## 4.5.2 CFI Query Identification String

The Identification String provides verification that the component supports the Common Flash Interface specification. Additionally, it indicates which version of the spec and which Vendor-specified command set(s) is(are) supported.

Offset (Word Address)	Length	Description		
10H,11H,12H	03H	Query Unique ASCII string "QRY" 51H,52H,59H		
13H,14H	02H	Primary Vendor Command Set and Control Interface ID Code 01H,00H (SCS ID Code)		
15H,16H	02H	Address for Primary Algorithm Extended Query Table 31H,00H (SCS Extended Query Table Offset)		
17H,18H	02H	Alternate Vendor Command Set and Control Interface ID Code 0000H (0000H means that no alternate exists)		
19H,1AH	02H	Address for Alternate Algorithm Extended Query Table 0000H (0000H means that no alternate exists)		

#### Table 8. CFI Query Identification String

### 4.5.3 System Interface Information

The following device information can be useful in optimizing system interface software.

Offset (Word Address)	Length	-			
1BH	01H	V <sub>CC</sub> Logic Supply Minimum Write/Erase voltage 27H (2.7V)			
1CH	01H	V <sub>CC</sub> Logic Supply Maximum Write/Erase voltage 36H (3.6V)			
1DH	01H	V <sub>PP</sub> Programming Supply Minimum Write/Erase voltage 27H (2.7V)			
1EH	01H	V <sub>PP</sub> Programming Supply Maximum Write/Erase voltage 55H (5.5V)			
1FH	01H	Typical Timeout per Single Byte/Word Write 04H (2 <sup>4</sup> =16μs)			
20H	01H	Typical Timeout for Maximum Size Buffer Write (32 Bytes) 06H (2 <sup>6</sup> =64µs)			
21H	01H	Typical Timeout per Individual Block Erase 09H (09H=9, 2 <sup>9</sup> =512ms)			
22H	01H	Typical Timeout for Full Chip Erase 0FH (0FH=15, 2 <sup>15</sup> =32768ms)			
23H	01H	Maximum Timeout per Single Byte/Word Write, 2 <sup>N</sup> times of typical. 04H (2 <sup>4</sup> =16, 16µsx16=256µs)			
24H	01H	Maximum Timeout Maximum Size Buffer Write, 2 <sup>N</sup> times of typical. 04H (2 <sup>4</sup> =16, 64µsx16=1024µs)			
25H	01H	Maximum Timeout per Individual Block Erase, 2 <sup>N</sup> times of typical. 04H (2 <sup>4</sup> =16, 1024msx16=16384ms)			
26H	01H	Maximum Timeout for Full Chip Erase, 2 <sup>N</sup> times of typical. 04H (2 <sup>4</sup> =16, 32768msx16=524288ms)			

#### Table 9. System Information String

## 4.5.4 Device Geometry Definition

This field provides critical details of the flash device geometry.

		Table 10. Device Geometry Definition
Offset (Word Address)	Length	Description
27H	01H	Device Size
		16H (16H=22, 2 <sup>22</sup> =4194304=4M Bytes)
28H,29H	02H	Flash Device Interface description
		02H,00H (x8/x16 supports x8 and x16 via BYTE#)
2AH,2BH	02H	Maximum Number of Bytes in Multi-byte
		05H,00H (2 <sup>5</sup> =32 Bytes )
2CH	01H	Number of Erase Block Regions within device
		01H (symmetrically blocked)
2DH,2EH	02H	The Number of Erase Blocks
		3FH,00H (3FH=63 ==> 63+1=64 Blocks)
2FH,30H	02H	The Number of "256 Bytes" cluster in a Erase block
		00H,01H (0100H=256 ==>256 Bytes x 256= 64K Bytes in a Erase Block)

## 4.5.5 SCS OEM Specific Extended Query Table

Certain flash features and commands may be optional in a vendor-specific algorithm specification. The optional vendor-specific Query table(s) may be used to specify this and other types of information. These structures are defined solely by the flash vendor(s).

Offset (Word Address)	Length	-	
31H,32H,33H	03H	PRI	
		50H,52H,49H	
34H	01H	31H (1) Major Version Number , ASCII	
35H	01H	30H (0) Minor Version Number, ASCII	
36H,37H,	04H	0FH,00H,00H	
38H,39H		Optional Command Support	
		bit0=1 : Chip Erase Supported	
		bit1=1 : Suspend Erase Supported	
		bit2=1 : Suspend Write Supported	
		bit3=1 : Lock/Unlock Supported	
		bit4=0 : Queued Erase Not Supported	
		bit5-31=0 : reserved for future use	
3AH	01H	01H	
		Supported Functions after Suspend	
		bit0=1 : Write Supported after Erase Suspend	
		bit1-7=0 : reserved for future use	
3BH,3CH	02H	03H,00H	
		Block Status Register Mask	
		bit0=1 : Block Status Register Lock Bit [BSR.0] active	
		bit1=1 : Block Status Register Valid Bit [BSR.1] active	
		bit2-15=0 : reserved for future use	
3DH	01H	V <sub>CC</sub> Logic Supply Optimum Write/Erase voltage(highest performance)	
		33H(3.3V)	
3EH	01H	V <sub>PP</sub> Programming Supply Optimum Write/Erase voltage(highest performance 50H(5.0V)	
3FH	reserved	Reserved for future versions of the SCS Specification	

#### Table 11. SCS OEM Specific Extended Query Table

## 4.6 Block Erase Command

Block erase is executed one block at a time and initiated by a two-cycle command. A block erase setup is first written, followed by an block erase confirm. This command sequence requires appropriate sequencing and an address within the block to be erased (erase changes all block data to FFH). Block preconditioning, erase and verify are handled internally by the WSM (invisible to the system). After the two-cycle block erase sequence is written, the device automatically outputs status register data when read (see Figure 5). The CPU can detect block erase completion by analyzing the output data of the STS pin or status register bit SR.7.

When the block erase is complete, status register bit SR.5 should be checked. If a block erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Block Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable block erasure can only occur when  $V_{CC}=V_{CC1/2}$  and  $V_{PP}=V_{PPH1/2/3}$ . In the absence of this high voltage, block contents are protected against erasure. If block erase is attempted while  $V_{PP}\leq V_{PPLK}$ , SR.3 and SR.5 will be set to "1". Successful block erase requires that the corresponding block lock-bit be cleared or if set, that  $WP\#=V_{IH}$ . If block erase is attempted when the corresponding block lock-bit is set and  $WP\#=V_{IL}$ , SR.1 and SR.5 will be set to "1".

#### 4.7 Full Chip Erase Command

This command followed by a confirm command (D0H) erases all of the unlocked blocks. A full chip

erase setup is first written, followed by a full chip erase confirm. After a confirm command is written, device erases the all unlocked blocks from block 0 to Block 63 block by block. This command sequence requires appropriate sequencing. Block preconditioning, erase and verify are handled internally by the WSM (invisible to the system). After the two-cycle full chip erase sequence is written, the device automatically outputs status register data when read (see Figure 6). The CPU can detect full chip erase completion by analyzing the output data of the STS pin or status register bit SR.7.

When the full chip erase is complete, status register bit SR.5 should be checked. If erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued. If error is detected on a block during full chip erase operation, WSM stops erasing the block and begin to erase the next block. Reading the block valid status by issuing Read ID Codes command or Query command informs which blocks failed to its erase.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Full Chip Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable full chip erasure can only occur when  $V_{CC}=V_{CC1/2}$  and  $V_{PP}=V_{PPH1/2/3}$ . In the absence of this high voltage, block contents are protected against erasure. If full chip erase is attempted while  $V_{PP}\leq V_{PPLK}$ , SR.3 and SR.5 will be set to "1". When WP#= $V_{IH}$ , all blocks are erased independent of block lock-bits status. When WP#= $V_{IL}$ , only unlocked blocks are erased. Full chip erase can not be suspended.

## 4.8 Word/Byte Write Command

Word/byte write is executed by a two-cycle command sequence. Word/Byte Write setup (standard 40H or alternate 10H) is written, followed by a second write that specifies the address and data (latched on the rising edge of WE#). The WSM then takes over, controlling the word/byte write and write verify algorithms internally. After the word/byte write sequence is written, the device automatically outputs status register data when read (see Figure 7). The CPU can detect the completion of the word/byte write event by analyzing the STS pin or status register bit SR.7.

When word/byte write is complete, status register bit SR.4 should be checked. If word/byte write error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s. The CUI remains in read status register mode until it receives another command.

Reliable word/byte writes can only occur when  $V_{CC}=V_{CC1/2}$  and  $V_{PP}=V_{PPH1/2/3}$ . In the absence of this high voltage, memory contents are protected against word/byte writes. If word/byte write is attempted while  $V_{PP}\leq V_{PPLK}$ , status register bits SR.3 and SR.4 will be set to "1". Successful word/byte write requires that the corresponding block lock-bit be cleared or, if set, that WP#=V<sub>IH</sub>. If word/byte write is attempted when the corresponding block lock-bit is set and WP#=V<sub>IL</sub>, SR.1 and SR.4 will be set to "1". Word/byte write operations with  $V_{IL}<WP#<V_{IH}$  produce spurious results and should not be attempted.

### 4.9 Multi Word/Byte Write Command

Multi word/byte write is executed by at least fourcycle or up to 35-cycle command sequence. Up to 32 bytes in x8 mode (16 words in x16 mode) can be loaded into the buffer and written to the Flash Array. First, multi word/byte write setup (E8H) is written with the write address. At this point, the device automatically outputs extended status register data (XSR) when read (see Figure 8, 9). If extended status register bit XSR.7 is 0, no Multi Word/Byte Write command is available and multi word/byte write setup which just has been written is ignored. To retry,

continue monitoring XSR.7 by writing multi word/byte write setup with write address until XSR.7 transitions to 1. When XSR.7 transitions to 1, the device is ready for loading the data to the buffer. A word/byte count (N)-1 is written with write address. After writing a word/byte count(N)-1, the device automatically turns back to output status register data. The word/byte count (N)-1 must be less than or equal to 1FH in x8 mode (0FH in x16 mode). On the next write, device start address is written with buffer data. Subsequent writes provide additional device address and data, depending on the count. All subsequent address must lie within the start address plus the count. After the final buffer data is written, write confirm (D0H) must be written. This initiates WSM to begin copying the buffer data to the Flash Array. An invalid Multi Word/Byte Write command sequence will result in both status register bits SR.4 and SR.5 being set to "1". For additional multi word/byte write, write another multi word/byte write setup and check XSR.7. The Multi Word/Byte Write command can be gueued while WSM is busy as long as XSR.7 indicates "1", because LH28F320S3HNS-ZM has two buffers. If an error occurs while writing, the device will stop writing and flush next multi word/byte write command loaded in multi word/byte write command. Status register bit SR.4 will be set to "1". No multi word/byte write command is available if either SR.4 or SR.5 are set to "1". SR.4 and SR.5 should be cleared before issuing multi word/byte write command. If a multi word/byte write command is attempted past an erase block boundary, the device will write the data to Flash Array up to an erase block boundary and then stop writing. Status register bits SR.4 and SR.5 will be set to "1".

Reliable multi byte writes can only occur when  $V_{CC}=V_{CC1/2}$  and  $V_{PP}=V_{PPH1/2/3}$ . In the absence of this high voltage, memory contents are protected against multi word/byte writes. If multi word/byte write is attempted while  $V_{PP}\leq V_{PPLK}$ , status register bits SR.3 and SR.4 will be set to "1". Successful multi word/byte write requires that the corresponding block lock-bit be cleared or, if set, that WP#= $V_{IH}$ . If multi byte write is attempted when the corresponding block lock-bit is set and WP#= $V_{IL}$ , SR.1 and SR.4 will be set to "1".

## 4.10 Block Erase Suspend Command

The Block Erase Suspend command allows blockerase interruption to read or (multi) word/byte-write data in another block of memory. Once the blockerase process starts, writing the Block Erase Suspend command requests that the WSM suspend the block erase sequence at a predetermined point in the algorithm. The device outputs status register data when read after the Block Erase Suspend command is written. Polling status register bits SR.7 and SR.6 can determine when the block erase operation has been suspended (both will be set to "1"). STS will also transition to High Z. Specification t<sub>WHRH2</sub> defines the block erase suspend latency.

At this point, a Read Array command can be written to read data from blocks other than that which is suspended. A (Multi) Word/Byte Write command sequence can also be issued during erase suspend to program data in other blocks. Using the (Multi) Word/Byte Write Suspend command (see Section 4.11), a (multi) word/byte write operation can also be suspended. During a (multi) word/byte write operation with block erase suspended, status register bit SR.7 will return to "0" and the STS (if set to RY/BY#) output will transition to V<sub>OL</sub>. However, SR.6 will remain "1" to indicate block erase suspend status.

The only other valid commands while block erase is suspended are Read Status Register and Block Erase Resume. After a Block Erase Resume command is written to the flash memory, the WSM will continue the block erase process. Status register bits SR.6 and SR.7 will automatically clear and STS will return to  $V_{OL}$ . After the Erase Resume command is written, the device automatically outputs status register data when read (see Figure 10).  $V_{PP}$  must remain at  $V_{PPH1/2/3}$  (the same  $V_{PP}$  level used for block erase) while block erase is suspended. RP# must also remain at  $V_{IH}$ . Block erase cannot resume

until (multi) word/byte write operations initiated during block erase suspend have completed.

#### 4.11 (Multi) Word/Byte Write Suspend Command

The (Multi) Word/Byte Write Suspend command allows (multi) word/byte write interruption to read data in other flash memory locations. Once the (multi) word/byte write process starts, writing the (Multi) Word/Byte Write Suspend command requests that the WSM suspend the (multi) word/byte write sequence at a predetermined point in the algorithm. The device continues to output status register data when read after the (Multi) Word/Byte Write Suspend command is written. Polling status register bits SR.7 and SR.2 can determine when the (multi) word/byte write operation has been suspended (both will be set to "1"). STS will also transition to High Z. Specification  $t_{WHRH1}$  defines the (multi) word/byte write suspend latency.

At this point, a Read Array command can be written to read data from locations other than that which is suspended. The only other valid commands while (multi) word/byte write is suspended are Read Status Register and (Multi) Word/Byte Write Resume. After (Multi) Word/Byte Write Resume command is written to the flash memory, the WSM will continue the (multi) word/byte write process. Status register bits SR.2 and SR.7 will automatically clear and STS will return to V<sub>OL</sub>. After the (Multi) Word/Byte Write command is written, the device automatically outputs status register data when read (see Figure 11). V<sub>PP</sub> must remain at V<sub>PPH1/2/3</sub> (the same V<sub>PP</sub> level used for (multi) word/byte write) while in (multi) word/byte write suspend mode. WP# must also remain at V<sub>IH</sub> or V<sub>IL</sub>.

### 4.12 Set Block Lock-Bit Command

A flexible block locking and unlocking scheme is enabled via block lock-bits. The block lock-bits gate program and erase operations With  $WP\#=V_{IH}$ , individual block lock-bits can be set using the Set Block Lock-Bit command. See Table 13 for a summary of hardware and software write protection options.

Set block lock-bit is executed by a two-cycle command sequence. The set block lock-bit setup along with appropriate block or device address is written followed by either the set block lock-bit confirm (and an address within the block to be locked). The WSM then controls the set block lock-bit algorithm. After the sequence is written, the device automatically outputs status register data when read (see Figure 12). The CPU can detect the completion of the set block lock-bit event by analyzing the STS pin output or status register bit SR.7.

When the set block lock-bit operation is complete, status register bit SR.4 should be checked. If an error is detected, the status register should be cleared. The CUI will remain in read status register mode until a new command is issued.

This two-step sequence of set-up followed by execution ensures that block lock-bits are not accidentally set. An invalid Set Block Lock-Bit command will result in status register bits SR.4 and SR.5 being set to "1". Also, reliable operations occur only when  $V_{CC}=V_{CC1/2}$  and  $V_{PP}=V_{PPH1/2/3}$ . In the absence of this high voltage, block lock-bit contents are protected against alteration.

A successful set block lock-bit operation requires WP#=V<sub>IH</sub>. If it is attempted with WP#=V<sub>IL</sub>, SR.1 and SR.4 will be set to "1" and the operation will fail. Set block lock-bit operations with WP#<V<sub>IH</sub> produce spurious results and should not be attempted.

#### 4.13 Clear Block Lock-Bits Command

All set block lock-bits are cleared in parallel via the Clear Block Lock-Bits command. With  $WP#=V_{IH}$ ,

block lock-bits can be cleared using only the Clear Block Lock-Bits command. See Table 13 for a summary of hardware and software write protection options.

Clear block lock-bits operation is executed by a twocycle command sequence. A clear block lock-bits setup is first written. After the command is written, the device automatically outputs status register data when read (see Figure 13). The CPU can detect completion of the clear block lock-bits event by analyzing the STS Pin output or status register bit SR.7.

When the operation is complete, status register bit SR.5 should be checked. If a clear block lock-bit error is detected, the status register should be cleared. The CUI will remain in read status register mode until another command is issued.

This two-step sequence of set-up followed by execution ensures that block lock-bits are not accidentally cleared. An invalid Clear Block Lock-Bits command sequence will result in status register bits SR.4 and SR.5 being set to "1". Also, a reliable clear block lock-bits operation can only occur when  $V_{CC}{=}V_{CC1/2}$  and  $V_{PP}{=}V_{PPH1/2/3}.$  If a clear block lockbits operation is attempted while V<sub>PP</sub>≤V<sub>PPLK</sub>, SR.3 and SR.5 will be set to "1". In the absence of this high voltage, the block lock-bits content are protected against alteration. A successful clear block lock-bits operation requires WP#=VIH. If it is attempted with  $WP\#=V_{II}$ , SR.1 and SR.5 will be set to "1" and the operation will fail. Clear block lock-bits operations with V<sub>IH</sub><RP# produce spurious results and should not be attempted.

If a clear block lock-bits operation is aborted due to  $V_{PP}$  or  $V_{CC}$  transitioning out of valid range or RP# active transition, block lock-bit values are left in an undetermined state. A repeat of clear block lock-bits is required to initialize block lock-bit contents to known values.

## 4.14 STS Configuration Command

The Status (STS) pin can be configured to different states using the STS Configuration command. Once the STS pin has been configured, it remains in that configuration until another configuration command is issued, the device is powered down or RP# is set to  $V_{IL}$ . Upon initial device power-up and after exit from deep power-down mode, the STS pin defaults to RY/BY# operation where STS low indicates that the WSM is busy. STS High Z indicates that the WSM is ready for a new operation.

To reconfigure the STS pin to other modes, the STS Configuration is issued followed by the appropriate configuration code. The three alternate configurations are all pulse mode for use as a system interrupt. The STS Configuration command functions independently of the  $V_{PP}$  voltage and RP# must be  $V_{IH}$ .

Table 12. STS	<b>Configuration Coding Description</b>
Configuration Bits	Effects
00H	Set STS pin to default level mode (RY/BY#). RY/BY# in the default level-mode of operation will indicate WSM status condition.
01H	Set STS pin to pulsed output signal for specific erase operation. In this mode, STS provides low pulse at the completion of BLock Erase, Full Chip Erase and Clear Block Lock-bits operations.
02H	Set STS pin to pulsed output signal for a specific write operation. In this mode, STS provides low pulse at the completion of (Multi) Byte Write and Set Block Lock-bit operation.
03H	Set STS pin to pulsed output signal for specific write and erase operation. STS provides low pulse at the completion of Block Erase, Full Chip Erase, (Multi) Word/Byte Write and Block Lock-bit Configuration operations.

Operation	Block Lock-Bit	WP#	Effect
Block Erase,	0	V <sub>IL</sub> or V <sub>IH</sub>	Block Erase and (Multi) Word/Byte Write Enabled
(Multi) Word/Byte Write	1	V <sub>IL</sub>	Block is Locked. Block Erase and (Multi) Word/Byte Write Disabled
		V <sub>IH</sub>	Block Lock-Bit Override. Block Erase and (Multi) Word/Byte Write Enabled
Full Chip Erase	0,1	V <sub>II</sub>	All unlocked blocks are erased, locked blocks are not erased
	Х	V <sub>IH</sub>	All blocks are erased
Set Block Lock-Bit	X	V	Set Block Lock-Bit Disabled
		V <sub>IH</sub>	Set Block Lock-Bit Enabled
Clear Block Lock-Bits	X	VIL	Clear Block Lock-Bits Disabled
		V <sub>IH</sub>	Clear Block Lock-Bits Enabled


#### Table 13. Write Protection Alternatives

## LHF32KZM

	BESS	ECBLBS	WSBLBS	VPPS	WSS	DPS	R
7	6	5	4	3	2	1	0
$SR.7 = WRIT$ $1 = Read$ $0 = Busy$ $SR.6 = BLOC$ $1 = Block$ $0 = Block$ $SR.5 = ERAS$ $STAT$ $1 = Error$ $0 = Succe$ $SR.4 = WRIT$ $1 = Error$ $0 = Succe$ $SR.3 = V_{PP} S$ $1 = V_{PP} L$ $0 = V_{PP} C$ $SR.2 = WRIT$ $1 = Write$	E STATE MAC y CK ERASE SUS Erase Suspen Erase in Progr EAND CLEAF US in Erase or Cle essful Erase or E AND SET BI in Write or Set essful Write or STATUS ow Detect, Op DK E SUSPEND S Suspended	CHINE STATUS SPEND STATU Ided ress/Completed R BLOCK LOC ear Block Lock-I Clear Block Lock LOCK LOCK-E Block Lock-Bit Set Block Lock eration Abort	S JS d K-BITS Bits pock-Bits BIT STATUS	NOTES: Check STS or erase, (multi) configuration of SR.6-0 are inv If both SR.5 at chip erase, (m configuration of command seq SR.3 does not level. The WS only after block write or block sequences. SI feedback only SR.1 does not lock-bit values and WP# only word/byte writ	SR.7 to deter word/byte write completion. valid while SR. nd SR.4 are "1 outi) word/byte or STS configu- uence was en t provide a cor M interrogates k erase, full ch lock-bit configu R.3 is not guar when $V_{PP} \neq V_F$ t provide a cor s. The WSM in after block era e or block lock	mine block eras e or block lock- 7="0". "s after a block write, block lock uration attempt, tered. and indicates inp erase, (mult uration comman canteed to repo	se, full chip bit cerase, full ck-bit an imprope ion of V <sub>PP</sub> the V <sub>PP</sub> lev i) word/byte nd rts accurate ion of block k lock-bit, ase, (multi) on commar
1 = Write 0 = Write SR.1 = DEVI 1 = Block	Suspended in Progress/Co CE PROTECT Lock-Bit and/c ation Abort	ompleted STATUS	etected,	word/byte writ sequences. It attempted ope WP# is not V <sub>II</sub> codes after wr indicates block	e or block lock informs the sy eration, if the b <sub>H</sub> . Reading the iting the Read k lock-bit statu	x-bit configurations stem, dependir lock lock-bit is block lock con Identifier Code	on comman ng on the set and/or figuration es commar
		UTURE ENHA	NCEMENTS	out when polli			
SMS	R	<b>Table 14.1</b> R	. Extended S	itatus Register	<b>Definition</b>	R	R
7	6	5	4	3	2	1	0
1 = Multi	TE MACHINE Word/Byte Writ Word/Byte Writ	STATUS te available	•			e Write comma 'ord/Byte Write	

21





Bus Operation	Command	Comments
Write	Read Status Register	Data=70H Addr=X
Read		Status Register Data
Standby		Check SR.7 1=WSM Ready 0=WSM Busy
Write	Erase Setup	Data=20H Addr=Within Block to be Erased
Write	Erase Confirm	Data=D0H Addr=Within Block to be Erased
Read		Status Register Data
Standby		Check SR.7 1=WSM Ready 0=WSM Busy

Full status check can be done after each block erase or after a sequence of block erasures.

Write FFH after the last operation to place device in read array mode.

#### Bus Command Comments Operation Check SR.3 Standby 1=V<sub>PP</sub> Error Detect Check SR.1 1=Device Protect Detect WP#=VIL,Block Lock-Bit is Set Standby Only required for systems implementing lock-bit configuration Check SR.4,5 Standby Both 1=Command Sequence Error Check SR.5 Standby 1=Block Erase Error SR.5, SR.4, SR.3 and SR.1 are only cleared by the Clear Status Register Command in cases where multiple blocks are erased before full status is checked. If error is detected, clear the Status Register before attempting retry or other error recovery.

#### Figure 5. Automated Block Erase Flowchart