



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



SPEC No.	EL154080B
ISSUE:	Oct. 2, 2003

To; \_\_\_\_\_

## S P E C I F I C A T I O N S

Product Type 64 Mbit Flash Memory

### L H 2 8 F 6 4 0 S P H T — P T L 1 2

Model No. (LHF64P01)

If you have any objections, please contact us before issuing purchasing order.

\* This specifications contains 40 pages including the cover and appendix.  
Refer to LH28F640SP series Appendix (FUM03201).

#### CUSTOMERS ACCEPTANCE

DATE: \_\_\_\_\_

BY: \_\_\_\_\_

PRESENTED

BY: M. Nawaki

M. NAWAKI

Dept. General Manager

REVIEWED BY:

PREPARED BY:

A. Suminaga

S. Kauchi

Product Development Dept. II  
System-Flash Division  
Integrated Circuits Group  
SHARP CORPORATION

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - Office electronics
    - Instrumentation and measuring equipment
    - Machine tools
    - Audiovisual equipment
    - Home appliance
    - Communication equipment other than for trunk lines
  - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
    - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
    - Mainframe computers
    - Traffic control systems
    - Gas leak detectors and automatic cutoff devices
    - Rescue and security equipment
    - Other safety devices and safety equipment, etc.
  - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
    - Aerospace equipment
    - Communications equipment for trunk lines
    - Control equipment for the nuclear power industry
    - Medical equipment related to life support, etc.
  - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

## CONTENTS

PAGE		PAGE
3	56-Lead TSOP (Normal Bend) Pinout .....	1 Electrical Specifications .....
4	Pin Descriptions.....	1.1 Absolute Maximum Ratings.....
5	CE0, CE1, CE2 Truth Table .....	1.2 Operating Conditions .....
6	Memory Map .....	1.2.1 Capacitance.....
7	Identifier Codes Address .....	1.2.2 AC Input/Output Test Conditions.....
8	OTP Block Address Map.....	1.2.3 DC Characteristics.....
9	Bus Operation .....	1.2.4 AC Characteristics - Read-Only Operations .....
10	Command Definitions .....	1.2.5 AC Characteristics - Write Operations....
12	Functions of Block Lock .....	1.2.6 Reset Operations.....
13	Status Register Definition.....	1.2.7 Block Erase, (Page Buffer) Program and Block Lock Configuration Performance.....
14	Extended Status Register Definition .....	2 Related Document Information .....
15	STS Configuration Definition .....	3 Package and packing specification.....

## LH28F640SPHT-PTL12

### 64Mbit (4Mbit×16/8Mbit×8)

### Page Mode Flash MEMORY

- 64-Mbit Density
  - Bit Organization ×8/×16
- High Performance Page Mode Reads for Memory Array
  - 120/25ns 4-Word/ 8-Byte Page Mode
- $V_{CC}=2.7V-3.6V$  Operation
  - $V_{CCQ}$  for Input/Output Power Supply Isolation
  - Automatic Power Savings Mode reduces  $I_{CCR}$  in Static Mode
- OTP (One Time Program) Block
  - 4-Word/ 8-Byte Factory-Programmed Area
  - 3963-Word/ 7926-Byte User-Programmable Area
- High Performance Program with Page Buffer
  - 16-Word/ 32-Byte Page Buffer
  - Page Buffer Program Time 12.5 $\mu$ s/byte (Typ.)
- Operating Temperature -40°C to +85°C
- Symmetrically-Blocked Architecture
  - Sixty-four 64-KWord/ 128-KByte Blocks
- Enhanced Data Protection Features
  - Individual Block Lock
  - Absolute Protection with  $V_{PEN} \leq V_{PENLK}$
  - Block Erase, (Page Buffer) Program Lockout during Power Transitions
- Automated Erase/Program Algorithms
  - Program Time 210 $\mu$ s (Typ.)
  - Block Erase Time 1s (Typ.)
- Cross-Compatible Command Support
  - Basic Command Set
  - Common Flash Interface (CFI)
- Extended Cycling Capability
  - Minimum 100,000 Block Erase Cycles
- 56-Lead TSOP (Normal Bend)
- CMOS Process (P-type silicon substrate)
- ETOX<sup>TM\*</sup> Flash Technology
- Not designed or rated as radiation hardened

The product, which is Page Mode Flash memory, is a high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at  $V_{CC}=2.7V-3.6V$  and  $V_{PEN}=2.7V-3.6V$

The product supports high performance page mode. It allows code execution directly from Flash, thus eliminating time consuming wait states.

Fast program capability is provided through the use of high speed Page Buffer Program.

The block locking scheme is available for memory array and this scheme provides maximum flexibility for safe nonvolatile code and data storage.

OTP (One Time Program) block provides an area to store security code and to protect its code.

\* ETOX is a trademark of Intel Corporation.




Figure 1. 56-Lead TSOP (Normal Bend) Pinout

Table 1. Pin Descriptions

Symbol	Type	Name and Function
A <sub>0</sub>	INPUT	ADDRESS INPUTS: Lowest address input in byte mode (BYTE#=V <sub>IL</sub> : ×8 bit). Address is internally latched during an erase or a program cycle. This pin is not used in word mode (BYTE#=V <sub>IH</sub> : ×16 bit)
A <sub>22</sub> -A <sub>1</sub>	INPUT	ADDRESS INPUTS: Inputs for addresses during read, erase and program operations. Addresses are internally latched during an erase or a program cycle.
DQ <sub>15</sub> -DQ <sub>0</sub>	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code reads. Data pins float to high-impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle. DQ <sub>15</sub> -DQ <sub>8</sub> pins are not used in byte mode (BYTE#=V <sub>IL</sub> : ×8 bit).
CE <sub>0</sub> , CE <sub>1</sub> , CE <sub>2</sub>	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. When the device is de-selected, power consumption reduces to standby levels. Refer to Table 2 to determine whether the device is selected or de-selected depending on the state of CE <sub>0</sub> , CE <sub>1</sub> and CE <sub>2</sub> .
RP#	INPUT	RESET: When low (V <sub>IL</sub> ), RP# resets internal automation and inhibits erase and program operations, which provides data protection. RP#-high (V <sub>IH</sub> ) enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RP# must be low during power-up/down.
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the first edge of CE <sub>0</sub> , CE <sub>1</sub> or CE <sub>2</sub> that disables the device or the rising edge of WE# (whichever occurs first).
STS	OPEN DRAIN OUTPUT	STATUS: Indicates the status of the internal WSM (Write State Machine). When configured in level mode (default mode), STS acts as a RY/BY# pin (STS is V <sub>OL</sub> when the WSM is executing internal erase or program algorithms). When configured in one of its pulse modes, STS can pulse to indicate erase/program completion. Refer to Table 9 for STS configuration.
BYTE#	INPUT	BYTE ENABLE: BYTE# V <sub>IL</sub> places the device in byte mode (×8). In this mode, DQ <sub>15</sub> -DQ <sub>8</sub> is floated (High Z) and A <sub>0</sub> is the lowest address input. BYTE# V <sub>IH</sub> places the device in word mode (×16) and A <sub>1</sub> is the lowest address input.
V <sub>PEN</sub>	INPUT	MONITORING POWER SUPPLY VOLTAGE: V <sub>PEN</sub> is not used for power supply pin. With V <sub>PEN</sub> ≤ V <sub>PENLK</sub> , block erase, (page buffer) program, block lock configuration and OTP program cannot be executed and should not be attempted.
V <sub>CC</sub>	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.6V): With V <sub>CC</sub> ≤ V <sub>LKO</sub> , all write attempts to the flash memory are inhibited. Device operations at invalid V <sub>CC</sub> voltage (refer to DC Characteristics) produce spurious results and should not be attempted.
V <sub>CCQ</sub>	SUPPLY	INPUT/OUTPUT POWER SUPPLY (2.7V-3.6V): Power supply for all input/output pins.
GND	SUPPLY	GROUND: Do not float any ground pins.
NC		NO CONNECT: Lead is not internally connected; it may be driven or floated.

Table 2. CE<sub>0</sub>, CE<sub>1</sub>, CE<sub>2</sub> Truth Table <sup>(1)</sup>

CE <sub>2</sub>	CE <sub>1</sub>	CE <sub>0</sub>	Device
V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Enabled
V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Disabled
V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Disabled
V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Disabled
V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Enabled
V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Enabled
V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Enabled
V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Disabled

## NOTE:

1. For single-chip applications, CE<sub>1</sub> and CE<sub>2</sub> can be connected to GND.



[A <sub>22</sub> -A <sub>1</sub> ]		[A <sub>22</sub> -A <sub>0</sub> ]	[A <sub>22</sub> -A <sub>1</sub> ]		[A <sub>22</sub> -A <sub>0</sub> ]
3FFFFF	64-Kword/128-Kbyte Block 63	7FFFFF	1FFFFF	64-Kword/128-Kbyte Block 31	3FFFFF
3F0000		7E0000	1F0000		3E0000
3EFFFF	64-Kword/128-Kbyte Block 62	7DFFFF	1EFFFF	64-Kword/128-Kbyte Block 30	3DFFFF
3E0000		7C0000	1E0000		3C0000
3DFFFF	64-Kword/128-Kbyte Block 61	7BFFFF	1DFFFF	64-Kword/128-Kbyte Block 29	3BFFFF
3D0000		7A0000	1D0000		3A0000
3CFFFF	64-Kword/128-Kbyte Block 60	79FFFF	1CFFFF	64-Kword/128-Kbyte Block 28	39FFFF
3C0000		780000	1C0000		380000
3BFFFF	64-Kword/128-Kbyte Block 59	77FFFF	1BFFFF	64-Kword/128-Kbyte Block 27	37FFFF
3B0000		760000	1B0000		360000
3AFFFF	64-Kword/128-Kbyte Block 58	75FFFF	1AFFFF	64-Kword/128-Kbyte Block 26	35FFFF
3A0000		740000	1A0000		340000
39FFFF	64-Kword/128-Kbyte Block 57	73FFFF	19FFFF	64-Kword/128-Kbyte Block 25	33FFFF
390000		720000	190000		320000
38FFFF	64-Kword/128-Kbyte Block 56	71FFFF	18FFFF	64-Kword/128-Kbyte Block 24	31FFFF
380000		700000	180000		300000
37FFFF	64-Kword/128-Kbyte Block 55	6FFFFF	17FFFF	64-Kword/128-Kbyte Block 23	2FFFFF
370000		6E0000	170000		2E0000
36FFFF	64-Kword/128-Kbyte Block 54	6DFFFF	16FFFF	64-Kword/128-Kbyte Block 22	2DFFFF
360000		6C0000	160000		2C0000
35FFFF	64-Kword/128-Kbyte Block 53	6BFFFF	15FFFF	64-Kword/128-Kbyte Block 21	2BFFFF
350000		6A0000	150000		2A0000
34FFFF	64-Kword/128-Kbyte Block 52	69FFFF	14FFFF	64-Kword/128-Kbyte Block 20	29FFFF
340000		680000	140000		280000
33FFFF	64-Kword/128-Kbyte Block 51	67FFFF	13FFFF	64-Kword/128-Kbyte Block 19	27FFFF
330000		660000	130000		260000
32FFFF	64-Kword/128-Kbyte Block 50	65FFFF	12FFFF	64-Kword/128-Kbyte Block 18	25FFFF
320000		640000	120000		240000
31FFFF	64-Kword/128-Kbyte Block 49	63FFFF	11FFFF	64-Kword/128-Kbyte Block 17	23FFFF
310000		620000	110000		220000
30FFFF	64-Kword/128-Kbyte Block 48	61FFFF	10FFFF	64-Kword/128-Kbyte Block 16	21FFFF
300000		600000	100000		200000
2FFFFF	64-Kword/128-Kbyte Block 47	5FFFFF	0FFFFF	64-Kword/128-Kbyte Block 15	1FFFFF
2F0000		5E0000	0F0000		1E0000
2EFFFF	64-Kword/128-Kbyte Block 46	5DFFFF	0EFFFF	64-Kword/128-Kbyte Block 14	1DFFFF
2E0000		5C0000	0E0000		1C0000
2DFFFF	64-Kword/128-Kbyte Block 45	5BFFFF	0DFFFF	64-Kword/128-Kbyte Block 13	1BFFFF
2D0000		5A0000	0D0000		1A0000
2CFFFF	64-Kword/128-Kbyte Block 44	59FFFF	0CFFFF	64-Kword/128-Kbyte Block 12	19FFFF
2C0000		580000	0C0000		180000
2BFFFF	64-Kword/128-Kbyte Block 43	57FFFF	0BFFFF	64-Kword/128-Kbyte Block 11	17FFFF
2B0000		560000	0B0000		160000
2AFFFF	64-Kword/128-Kbyte Block 42	55FFFF	0AFFFF	64-Kword/128-Kbyte Block 10	15FFFF
2A0000		540000	0A0000		140000
29FFFF	64-Kword/128-Kbyte Block 41	53FFFF	09FFFF	64-Kword/128-Kbyte Block 9	13FFFF
290000		520000	090000		120000
28FFFF	64-Kword/128-Kbyte Block 40	51FFFF	08FFFF	64-Kword/128-Kbyte Block 8	11FFFF
280000		500000	080000		100000
27FFFF	64-Kword/128-Kbyte Block 39	4FFFFF	07FFFF	64-Kword/128-Kbyte Block 7	0FFFFF
270000		4E0000	070000		0E0000
26FFFF	64-Kword/128-Kbyte Block 38	4DFFFF	06FFFF	64-Kword/128-Kbyte Block 6	0DFFFF
260000		4C0000	060000		0C0000
25FFFF	64-Kword/128-Kbyte Block 37	4BFFFF	05FFFF	64-Kword/128-Kbyte Block 5	0BFFFF
250000		4A0000	050000		0A0000
24FFFF	64-Kword/128-Kbyte Block 36	49FFFF	04FFFF	64-Kword/128-Kbyte Block 4	09FFFF
240000		480000	040000		080000
23FFFF	64-Kword/128-Kbyte Block 35	47FFFF	03FFFF	64-Kword/128-Kbyte Block 3	07FFFF
230000		460000	030000		060000
22FFFF	64-Kword/128-Kbyte Block 34	45FFFF	02FFFF	64-Kword/128-Kbyte Block 2	05FFFF
220000		440000	020000		040000
21FFFF	64-Kword/128-Kbyte Block 33	43FFFF	01FFFF	64-Kword/128-Kbyte Block 1	03FFFF
210000		420000	010000		020000
20FFFF	64-Kword/128-Kbyte Block 32	41FFFF	00FFFF	64-Kword/128-Kbyte Block 0	01FFFF
200000		400000	000000		000000

Figure 2. Memory Map

Table 3. Identifier Codes Address

	Code	Address [A <sub>22</sub> -A <sub>1</sub> ] <sup>(1)</sup>	Data [DQ <sub>7</sub> -DQ <sub>0</sub> ]	Notes
Manufacturer Code	Manufacturer Code	000000H	B0H	2
Device Code	Device Code	000001H	17H	2
Block Lock Configuration Code	Block is Unlocked	Block Address + 2	DQ <sub>0</sub> = 0	3
	Block is Locked		DQ <sub>0</sub> = 1	3

## NOTES:

1. The address A<sub>0</sub> don't care.
2. "00H" is presented on DQ<sub>15</sub>-DQ<sub>8</sub> in word mode (BYTE#=V<sub>IH</sub> : ×16 bit).
3. Block Address = The beginning location of a block address. DQ<sub>15</sub>-DQ<sub>1</sub> are reserved for future implementation.




Figure 3. OTP Block Address Map  
(The area not specified in the above figure cannot be used.)

Table 4. Bus Operation<sup>(1, 2)</sup>

Mode	Notes	RP#	CE <sub>0,1,2</sub> <sup>(3)</sup>	OE#	WE#	Address	V <sub>PEN</sub>	DQ <sup>(4)</sup>	STS <sup>(10)</sup>
Read Array	8	V <sub>IH</sub>	Enabled	V <sub>IL</sub>	V <sub>IH</sub>	X	X	D <sub>OUT</sub>	X
Output Disable		V <sub>IH</sub>	Enabled	V <sub>IH</sub>	V <sub>IH</sub>	X	X	High Z	X
Standby		V <sub>IH</sub>	Disabled	X	X	X	X	High Z	X
Reset	5	V <sub>IL</sub>	X	X	X	X	X	High Z	High Z
Read Identifier Codes/OTP	8	V <sub>IH</sub>	Enabled	V <sub>IL</sub>	V <sub>IH</sub>	Refer to Table 3	X	Refer to Table 3	X
Read Query	8,9	V <sub>IH</sub>	Enabled	V <sub>IL</sub>	V <sub>IH</sub>	See Appendix	X	See Appendix	X
Write	6,7,8	V <sub>IH</sub>	Enabled	V <sub>IH</sub>	V <sub>IL</sub>	X	X	D <sub>IN</sub>	X

## NOTES:

1. Refer to DC Characteristics. When  $V_{PEN} \leq V_{PENLK}$ , memory contents can be read, but cannot be altered.
2. X can be V<sub>IL</sub> or V<sub>IH</sub> for control pins and addresses, and V<sub>PENLK</sub> or V<sub>PENH</sub> for V<sub>PEN</sub>. Refer to DC Characteristics for V<sub>PENLK</sub> and V<sub>PENH</sub> voltages.
3. Refer to Table 2 to determine whether the device is selected or de-selected depending on the state of CE<sub>0</sub>, CE<sub>1</sub> and CE<sub>2</sub>.
4. DQ refers to DQ<sub>15</sub>-DQ<sub>0</sub> in word mode (BYTE# = V<sub>IH</sub> : ×16 bit) and DQ<sub>7</sub>-DQ<sub>0</sub> in byte mode (BYTE# = V<sub>IL</sub> : ×8 bit).
5. RP# at GND±0.2V ensures the lowest power consumption.
6. Command writes involving block erase, (page buffer) program, block lock configuration or OTP program are reliably executed when  $V_{PEN} = V_{PENH}$  and  $V_{CC} = 2.7V - 3.6V$ .
7. Refer to Table 5 for valid D<sub>IN</sub> during a write operation.
8. Never hold OE# low and WE# low at the same timing.
9. Refer to Appendix of LH28F640SP series for more information about query code.
10. STS is V<sub>OL</sub> when the WSM (Write State Machine) is executing internal block erase, (page buffer) program or OTP program algorithms. It is High Z during when the WSM is not busy, in block erase suspend mode (with program and page buffer program inactive), (page buffer) program suspend mode, or reset mode.

Table 5. Command Definitions <sup>(10)</sup>

Command	Bus Cycles Req'd	Notes	First Bus Cycle			Second Bus Cycle		
			Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>
Read Array	1		Write	X	FFH			
Read Identifier Codes/OTP	≥ 2	4	Write	X	90H	Read	IA or OA	ID or OD
Read Query	≥ 2	4	Write	X	98H	Read	QA	QD
Read Status Register	2		Write	X	70H	Read	X	SRD
Clear Status Register	1		Write	X	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Program	2	5,6	Write	X	40H or 10H	Write	WA	WD
Page Buffer Program	≥ 4	5,7	Write	BA	E8H	Write	BA	N-1
Block Erase and (Page Buffer) Program Suspend	1	8	Write	X	B0H			
Block Erase and (Page Buffer) Program Resume	1	8	Write	X	D0H			
STS Configuration	2		Write	X	B8H	Write	X	CC
Set Block Lock Bit	2		Write	X	60H	Write	BA	01H
Clear Block Lock Bits	2	9	Write	X	60H	Write	X	D0H
OTP Program	2		Write	X	C0H	Write	OA	OD

## NOTES:

- Bus operations are defined in Table 4.
- X=Any valid address within the device.  
IA=Identifier codes address (Refer to Table 3).  
QA=Query codes address. Refer to Appendix of LH28F640SP series for details.  
BA=Address within the block for block erase, page buffer program or set block lock bit.  
WA=Address of memory location for the Program command.  
OA=Address of OTP block to be read or programmed (Refer to Figure 3).
- The upper byte of the data bus (DQ<sub>15</sub>-DQ<sub>8</sub>) during command writes is ignored in word mode (BYTE#=V<sub>IH</sub> : ×16 bit).  
ID=Data to be read from identifier codes. (Refer to Table 3).  
QD=Data to be read from query database. Refer to Appendix of LH28F640SP series for details.  
SRD=Data to be read from status register. Refer to Table 7 for a description of the status register bits.  
WD=Data to be programmed at location WA. Data is latched on the first edge of CE<sub>0</sub>, CE<sub>1</sub> or CE<sub>2</sub> that disables the device or the rising edge of WE# (whichever occurs first) during command write cycles.  
N-1=N is the number of the words /bytes to be loaded into a page buffer.  
OD=Data within OTP block. Data is latched on the first edge of CE<sub>0</sub>, CE<sub>1</sub> or CE<sub>2</sub> that disables the device or the rising edge of WE# (whichever occurs first) during command write cycles.  
CC= STS configuration code (Refer to Table 9).
- Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code and the data within OTP block (Refer to Table 3).  
The Read Query command is available for reading CFI (Common Flash Interface) information.
- Block erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RP# is V<sub>IH</sub>.
- Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- Following the third bus cycle, write the program sequential address and data of "N" times. Finally, write the any valid address within the block to be programmed and the confirm command (D0H).

Refer to Appendix of LH28F640SP series for details.

8. If both block erase operation and (page buffer) program operation are suspended, the suspended (page buffer) program operation is resumed when writing the Block Erase and (Page Buffer) Program Resume (D0H) command.
9. Following the Clear Block Lock Bits command, all the blocks are unlocked at a time.
10. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

Table 6. Functions of Block Lock <sup>(1), (2)</sup>

DQ <sub>0</sub> <sup>(3)</sup>	State Name	Erase/Program Allowed <sup>(4)</sup>
0	Unlocked	Yes
1	Locked	No

## NOTES:

1. Selected block is locked by the Set Block Lock Bit command. Following the Clear Block Lock Bits command, all the blocks are unlocked at a time.
2. Locked and unlocked states remain unchanged even after power-up/down and device reset.
3. After writing the Read Identifier Codes/OTP command, read operation outputs the block lock bit status on DQ<sub>0</sub> (refer to Table 3).
4. Erase and program are general terms, respectively, to express: block erase and (page buffer) program operations.

Table 7. Status Register Definition

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BECBLS	PBPOPSBLS	VPENS	PBPSS	DPS	R
7	6	5	4	3	2	1	0
SR.15 - SR.8 = RESERVED FOR FUTURE ENHANCEMENTS (R)				<p>NOTES:</p> <p>Check SR.7 or STS to determine block erase, (page buffer) program, block lock configuration or OTP program completion. SR.6 - SR.1 are invalid while SR.7="0".</p> <p>If both SR.5 and SR.4 are "1"s after a block erase, page buffer program, block lock configuration, STS configuration attempt, an improper command sequence was entered.</p> <p>SR.3 does not provide a continuous indication of <math>V_{PEN}</math> level. The WSM interrogates and indicates the <math>V_{PEN}</math> level only after Block Erase, (Page Buffer) Program, Set Block Lock Bit, Clear Block Lock Bits or OTP Program command sequences. SR.3 is not guaranteed to report accurate feedback when <math>V_{PEN} \neq V_{PENH}</math> or <math>V_{PENLK}</math>.</p> <p>SR.1 does not provide a continuous indication of block lock bit. The WSM interrogates the block lock bit only after Block Erase, (Page Buffer) Program or OTP Program command sequences. It informs the system, depending on the attempted operation, if the block lock bit is set. Reading the block lock configuration codes after writing the Read Identifier Codes/OTP command indicates block lock bit status.</p> <p>SR.15 - SR.8 and SR.0 are reserved for future use and should be masked out when polling the status register.</p>			
SR.7 = WRITE STATE MACHINE STATUS (WSMS) 1 = Ready 0 = Busy							
SR.6 = BLOCK ERASE SUSPEND STATUS (BESS) 1 = Block Erase Suspended 0 = Block Erase in Progress/Completed							
SR.5 = BLOCK ERASE AND CLEAR BLOCK LOCK BITS STATUS (BECBLS) 1 = Error in Block Erase or Clear Block Lock Bits 0 = Successful Block Erase or Clear Block Lock Bits							
SR.4 = (PAGE BUFFER) PROGRAM, OTP PROGRAM AND SET BLOCK LOCK BIT STATUS (PBPOPSBLS) 1 = Error in (Page Buffer) Program, OTP Program or Set Block Lock Bit 0 = Successful (Page Buffer) Program, OTP Program or Set Block Lock Bit							
SR.3 = $V_{PEN}$ STATUS (VPENS) 1 = $V_{PEN}$ LOW Detect, Operation Abort 0 = $V_{PEN}$ OK							
SR.2 = (PAGE BUFFER) PROGRAM SUSPEND STATUS (PBPSS) 1 = (Page Buffer) Program Suspended 0 = (Page Buffer) Program in Progress/Completed							
SR.1 = DEVICE PROTECT STATUS (DPS) 1 = Erase or Program Attempted on a Locked Block, Operation Abort 0 = Unlocked							
SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)							



Table 8. Extended Status Register Definition

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0

XSR.15-8 = RESERVED FOR FUTURE  
ENHANCEMENTS (R)

XSR.7 = STATE MACHINE STATUS (SMS)

1 = Page Buffer Program available

0 = Page Buffer Program not available

XSR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

NOTES:

After issue a Page Buffer Program command (E8H), XSR.7="1" indicates that the entered command is accepted. If XSR.7 is "0", the command is not accepted and a next Page Buffer Program command (E8H) should be issued again to check if page buffer is available or not.

XSR.15-8 and XSR.6-0 are reserved for future use and should be masked out when polling the extended status register.

Table 9. STS Configuration Definition <sup>(1)</sup>

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
R	R	R	R	R	R	CC	CC
7	6	5	4	3	2	1	0

<p>DQ<sub>15</sub>-DQ<sub>2</sub> = RESERVED FOR FUTURE ENHANCEMENTS (R)</p> <p>DQ<sub>1</sub>-DQ<sub>0</sub> = STS CONFIGURATION CODE (CC)  00 = level mode: RY/BY# indication. (Default)  01 = pulse mode on erase complete.  10 = pulse mode on program complete.  11 = pulse mode on erase or program complete.</p> <p>In STS configuration = "00", STS is V<sub>OL</sub> when the WSM is executing internal erase or program algorithms.</p> <p>STS configuration codes "01", "10" and "11" are all pulse modes such that the STS pin pulses low then high when the operation indicated by the configuration code is completed.</p>	<p>NOTES:</p> <p>After power-up or device reset, STS configuration is set to "00".</p> <p>STS configuration 00  The output of the STS pin is the control signal to prevent accessing a flash memory while the internal WSM is busy (SR.7="0").</p> <p>STS configuration 01  The output of the STS pin is the control signal to indicate that the erase operation is completed and the flash memory is available for the next operation.</p> <p>STS configuration 10  The output of the STS pin is the control signal to indicate that the program operation is completed and the flash memory is available for the next operation.</p> <p>STS configuration 11  The output of the STS pin is the control signal to indicate that the erase or program operation is completed and the flash memory is available for the next operation.</p>
--	--

## NOTE:

1. When the device is configured in one of the pulse modes, the STS pin pulses low with a typical pulse width of 250ns.

## 1 Electrical Specifications

### 1.1 Absolute Maximum Ratings \*

#### Operating Temperature

During Read, Erase and Program ... -40°C to +85°C <sup>(1)</sup>

#### Storage Temperature

During under Bias..... -40°C to +85°C

During non Bias..... -65°C to +125°C

#### Voltage On Any Pin (except V<sub>CC</sub>, V<sub>CCQ</sub> and V<sub>PEN</sub>)

..... -0.5V to V<sub>CCQ</sub>+0.5V <sup>(2)</sup>

V<sub>CC</sub> and V<sub>CCQ</sub> Supply Voltage ..... -0.2V to +3.9V <sup>(2)</sup>

V<sub>PEN</sub> Supply Voltage..... -0.2V to +3.9V <sup>(2)</sup>

Output Short Circuit Current..... 100mA <sup>(3)</sup>

**\*WARNING:** Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

#### NOTES:

1. Operating temperature is for extended temperature product defined by this specification.
2. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V<sub>CC</sub>, V<sub>CCQ</sub> and V<sub>PEN</sub> pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins is V<sub>CC</sub>+0.5V which, during transitions, may overshoot to V<sub>CC</sub>+2.0V for periods <20ns.
3. Output shorted for no more than one second. No more than one output shorted at a time.

### 1.2 Operating Conditions

Symbol	Parameter	Notes	Min.	Typ.	Max.	Unit	Test Conditions
T <sub>A</sub>	Operating Temperature		-40	+25	+85	°C	Ambient Temperature
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage	1, 2	2.7	3.0	3.6	V	
V <sub>CCQ</sub>	I/O Supply Voltage	1, 2	2.7	3.0	3.6	V	
V <sub>PENH</sub>	V <sub>PEN</sub> Voltage	1	2.7	3.0	3.6	V	
	Block Erase Cycling: V <sub>PEN</sub> =V <sub>PENH</sub>		100,000			Cycles	

#### NOTES:

1. Refer to DC Characteristics tables for voltage range-specific specification.
2. V<sub>CC</sub> and V<sub>CCQ</sub> should be the same voltage.

1.2.1 Capacitance <sup>(1)</sup> ( $T_A=+25^{\circ}\text{C}$ ,  $f=1\text{MHz}$ )

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
$C_{\text{IN}}$	Input Capacitance		6	8	pF	$V_{\text{IN}}=0.0\text{V}$
$C_{\text{OUT}}$	Output Capacitance		8	12	pF	$V_{\text{OUT}}=0.0\text{V}$

NOTE:

1. Sampled, not 100% tested.

1.2.2 AC Input/Output Test Conditions




Figure 4. Transient Input/Output Reference Waveform for  $V_{\text{CC}}=2.7\text{V}-3.6\text{V}$




Figure 5. Transient Equivalent Testing Load Circuit

Table 10. Configuration Capacitance Loading Value

Test Configuration	$C_L$ (pF)
$V_{\text{CC}}=2.7\text{V}-3.6\text{V}$	30

## 1.2.3 DC Characteristics

$V_{CC}=2.7V-3.6V$

Symbol	Parameter		Notes	Min.	Typ.	Max.	Unit	Test Conditions
$I_{LI}$	Input Load Current		1	-1		+1	$\mu A$	$V_{CC}=V_{CCMax.}$ ,
$I_{LO}$	Output Leakage Current		1	-10		+10	$\mu A$	$V_{CCQ}=V_{CCQMax.}$ , $V_{IN}/V_{OUT}=V_{CCQ}$ or GND
$I_{CCS}$	$V_{CC}$ Standby Current		1, 2, 8		50	120	$\mu A$	CMOS Inputs, $V_{CC}=V_{CCMax.}$ , $V_{CCQ}=V_{CCQMax.}$ , Device is disabled (refer to Table 2), $RP\#=V_{CCQ}\pm 0.2V$
					0.71	2	mA	TTL Inputs, $V_{CC}=V_{CCMax.}$ , $V_{CCQ}=V_{CCQMax.}$ , Device is disabled (refer to Table 2), $RP\#=V_{IH}$
$I_{CCAS}$	$V_{CC}$ Automatic Power Savings Current		1, 2, 5		50	120	$\mu A$	CMOS Inputs, $V_{CC}=V_{CCMax.}$ , $V_{CCQ}=V_{CCQMax.}$ , Device is enabled (refer to Table 2)
$I_{CCD}$	$V_{CC}$ Reset Current		1		50	120	$\mu A$	$RP\#=GND\pm 0.2V$ $I_{OUT}(STS)=0mA$
$I_{CCR}$	Average $V_{CC}$ Page Mode Read Current	4 word/ 8 byte read	1, 2		15	20	mA	CMOS Inputs, $V_{CC}=V_{CCMax.}$ , $V_{CCQ}=V_{CCQMax.}$ , Device is enabled (refer to Table 2), $f=5MHz$ , $I_{OUT}=0mA$
			1, 2		24	29	mA	CMOS Inputs, $V_{CC}=V_{CCMax.}$ , $V_{CCQ}=V_{CCQMax.}$ , Device is enabled (refer to Table 2), $f=33MHz$ , $I_{OUT}=0mA$
	Average $V_{CC}$ Read Current	1 word/ 1 byte read	1, 2		40	50	mA	CMOS Inputs, $V_{CC}=V_{CCMax.}$ , $V_{CCQ}=V_{CCQMax.}$ , Device is enabled (refer to Table 2), $f=5MHz$ , $I_{OUT}=0mA$
$I_{CCW}$	$V_{CC}$ (Page Buffer) Program, Set Block Lock Bit Current		1, 2, 6		35	60	mA	CMOS Inputs, $V_{PEN}=V_{PENH}$
			1, 2, 6		40	70	mA	TTL Inputs, $V_{PEN}=V_{PENH}$

## DC Characteristics (Continued)

$$V_{CC}=2.7V-3.6V$$

Symbol	Parameter	Notes	Min.	Typ.	Max.	Unit	Test Conditions
I <sub>CCCE</sub>	V <sub>CC</sub> Block Erase, Clear Block Lock Bits Current	1, 2, 6		35	70	mA	CMOS Inputs, V <sub>PEN</sub> =V <sub>PENH</sub>
		1, 2, 6		40	80	mA	TTL Inputs, V <sub>PEN</sub> =V <sub>PENH</sub>
I <sub>CCWS</sub> I <sub>CCES</sub>	V <sub>CC</sub> (Page Buffer) Program or Block Erase Suspend Current	1, 3			10	mA	Device is disabled (refer to Table 2).
V <sub>IL</sub>	Input Low Voltage	6	-0.5		0.8	V	
V <sub>IH</sub>	Input High Voltage	6	2.0		V <sub>CCQ</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage	6, 8			0.4	V	V <sub>CC</sub> =V <sub>CCMin.</sub> , V <sub>CCQ</sub> =V <sub>CCQMin.</sub> , I <sub>OL</sub> =2mA
					0.2	V	V <sub>CC</sub> =V <sub>CCMin.</sub> , V <sub>CCQ</sub> =V <sub>CCQMin.</sub> , I <sub>OL</sub> =100μA
V <sub>OH</sub>	Output High Voltage	6, 8	0.85× V <sub>CCQ</sub>			V	V <sub>CC</sub> =V <sub>CCMin.</sub> , V <sub>CCQ</sub> =V <sub>CCQMin.</sub> , I <sub>OH</sub> =-1.5mA
			V <sub>CCQ</sub> -0.2			V	V <sub>CC</sub> =V <sub>CCMin.</sub> , V <sub>CCQ</sub> =V <sub>CCQMin.</sub> , I <sub>OH</sub> =-100μA
V <sub>PENLK</sub>	V <sub>PEN</sub> Lockout Voltage during Normal Operations	4, 6, 7			1.0	V	
V <sub>PENH</sub>	V <sub>PEN</sub> Voltage during Block Erase, (Page Buffer) Program, Set Block Lock Bit, Clear Block Lock Bits or OTP Program Operations	4, 7	2.7	3.0	3.6	V	
V <sub>LKO</sub>	V <sub>CC</sub> Lockout Voltage	4	2.0			V	

## NOTES:

- All currents are in RMS unless otherwise noted. Typical values are the reference values at V<sub>CC</sub>=3.0V, V<sub>CCQ</sub>=3.0V and T<sub>A</sub>=+25°C unless V<sub>CC</sub> is specified.
- CMOS inputs are either V<sub>CCQ</sub>±0.2V or GND±0.2V. TTL inputs are either V<sub>IL</sub> or V<sub>IH</sub>.
- I<sub>CCWS</sub> and I<sub>CCES</sub> are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of I<sub>CCES</sub> and I<sub>CCR</sub> or I<sub>CCW</sub>. If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of I<sub>CCWS</sub> and I<sub>CCR</sub>.
- Block erase, (page buffer) program, block lock configuration and OTP program operations are inhibited when V<sub>PEN</sub>≤V<sub>PENLK</sub> or V<sub>CC</sub>≤V<sub>LKO</sub>. These operations are not guaranteed outside the specified voltage (V<sub>CC</sub>=2.7V-3.6V and V<sub>PEN</sub>=2.7V-3.6V).
- The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t<sub>AVQV</sub>) provide new data when addresses are changed.
- Sampled, not 100% tested.
- V<sub>PEN</sub> is not used for power supply pin. With V<sub>PEN</sub>≤V<sub>PENLK</sub>, block erase, (page buffer) program, block lock configuration and OTP program operations are inhibited.
- Includes STS.

1.2.4 AC Characteristics - Read-Only Operations <sup>(1)</sup> $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ 

Symbol	Parameter	Notes	$V_{CC}$		$V_{CCQ}$		Unit
			3.0V-3.6V	2.7V-3.6V	3.0V-3.6V	2.7V-3.6V	
$t_{AVAV}$	Read Cycle Time		120		120		ns
$t_{AVQV}$	Address to Output Delay			120		120	ns
$t_{ELQV}$	$CE_X$ to Output Delay	3, 4		120		120	ns
$t_{APA}$	Page Address Access Time			25		30	ns
$t_{GLQV}$	$OE\#$ to Output Delay	3		25		30	ns
$t_{PHQV}$	$RP\#$ High to Output Delay			180		180	ns
$t_{ELQX}$	$CE_X$ to Output in Low Z	2, 4	0		0		ns
$t_{GLQX}$	$OE\#$ to Output in Low Z	2	0		0		ns
$t_{EHQZ}$	$CE_X$ to Output in High Z	2, 5		35		35	ns
$t_{GHQZ}$	$OE\#$ to Output in High Z	2		15		15	ns
$t_{OH}$	Output Hold from First Occurring Address, $CE_X$ or $OE\#$ change	2, 5	0		0		ns
$t_{ELFL}/t_{ELFH}$	$CE_X$ Setup to $BYTE\#$ Going Low or High	2, 4		10		10	ns
$t_{FLQV}/t_{FHQV}$	$BYTE\#$ to Output Delay			1000		1000	ns
$t_{FLQZ}/t_{FHQZ}$	$BYTE\#$ to Output in High Z	2		1000		1000	ns

## NOTES:

1. Refer to AC input/output reference waveform for timing measurements and maximum allowable input slew rate.
2. Sampled, not 100% tested.
3.  $OE\#$  may be delayed up to  $t_{ELQV} - t_{GLQV}$  after the first edge of  $CE_0$ ,  $CE_1$  or  $CE_2$  that enables the device (refer to Table 2) without impact to  $t_{ELQV}$ .
4. The timing is defined from the first edge of  $CE_0$ ,  $CE_1$  or  $CE_2$  that enables the device.
5. The timing is defined from the first edge of  $CE_0$ ,  $CE_1$  or  $CE_2$  that disables the device.



Figure 6. AC Waveform for 1-Word/ 1-Byte Read Operations  
(Status Register, Identifier Codes, OTP Block or Query Code)

NOTE:

1. Status register, identifier codes, OTP block and query code can only be read in 1-word/ 1-byte read operations.






Figure 7. AC Waveform for 4-Word Page Mode Read Operations (Memory Array)

NOTE:

1. Memory array supports page mode read operations.




Figure 8. AC Waveform for 8-Byte Page Mode Read Operations (Memory Array)

NOTE:

1. Memory array supports page mode read operations.