# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



### Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Integrated Circuits Group

# LHF00L14 Flash Memory 32M (2Mb × 16)

(Model No.: LHF00L14)

Spec No.: EL163055 Issue Date: March 15, 2004

	SPEC No. E L 1 6 3 0 5 5
	ISSUE: Mar. 15, 2004
<u>To;</u>	
SPECIFICA	ΤΙΟΝ S
Product Type <u>32 M b i t F l a s h</u>	Memory
LHFOOL	14
Model No (LHF00L1	4)
If you have any objections, please contact us before * This specifications contains <u>34</u> pages including th * Refer to LHF00LXX series Appendix (FUM0380	he cover and appendix.
CUSTOMERS ACCEPTANCE	
DATE:	
BY: PRESE	NTED
	A. Hotta Y.HOTTA Dept. General Manager
REV H.	Takata S. Otani
Syst	duct Development Dept. I tem-Flash Division grated Circuits Group ARP CORPORATION

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - Office electronics
    - Instrumentation and measuring equipment
    - Machine tools

SHARP

- Audiovisual equipment
- Home appliance
- Communication equipment other than for trunk lines
- (2) Those contemplating using the products covered herein for the following equipment <u>which demands high</u> <u>reliability</u>, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
  - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
  - Mainframe computers
  - Traffic control systems
  - Gas leak detectors and automatic cutoff devices
  - Rescue and security equipment
  - Other safety devices and safety equipment, etc.
- (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
  - Aerospace equipment
  - Communications equipment for trunk lines
  - Control equipment for the nuclear power industry
  - Medical equipment related to life support, etc.
- (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

### LHF00L14

#### CONTENTS

#### PAGE

48-Lead TSOP (Normal Bend) Pinout 3
Pin Descriptions 4
Memory Map 5
Identifier Codes and OTP Address for Read Operation
OTP Block Address Map for OTP Program 7
Bus Operation
Command Definitions
Functions of Block Lock and Block Lock-Down 11
Block Locking State Transitions upon Command Write11
Block Locking State Transitions upon WP#/ACC Transition 12
Status Register Definition 13

PA	GE
1 Electrical Specifications	14
1.1 Absolute Maximum Ratings	14
1.2 Operating Conditions	14
1.2.1 Capacitance	15
1.2.2 AC Input/Output Test Conditions	15
1.2.3 DC Characteristics	16
1.2.4 AC Characteristics - Read-Only Operations	18
1.2.5 AC Characteristics - Write Operations	20
1.2.6 Reset Operations	22
1.2.7 Block Erase, Full Chip Erase, Program and OTP Program Performance.	23
2 Related Document Information	24
3 Package and packing specification	25

1

### LHF00L14 32Mbit (2Mbit×16) Flash MEMORY

■ 32-M density with 16-bit I/O Interface

### ■ Read Operation

• 90ns

HARP

- Low Power Operation
  - 2.7V Read and Write Operations
  - Automatic Power Savings Mode reduces I<sub>CCR</sub> in Static Mode
- Enhanced Code + Data Storage
   5µs Typical Erase/Program Suspends
- OTP (One Time Program) Block
  - 4-Word Factory-Programmed Area
  - 4-Word User-Programmable Area
- Operating Temperature -40°C to +85°C
- CMOS Process (P-type silicon substrate)
- Flexible Blocking Architecture
  - Eight 4-Kword Parameter Blocks
  - One 32-Kword Block
  - Thirty-one 64-Kword Blocks
  - Top Parameter Location

- Enhanced Data Protection Features
  - Individual Block Lock and Block Lock-Down with Zero-Latency
  - All blocks are locked at power-up or device reset.
  - Block Erase, Full Chip Erase, Word Program Lockout during Power Transitions
- Automated Erase/Program Algorithms
  - 3.0V Low-Power 10µs/Word (Typ.) Programming
  - 12.0V No Glue Logic 9µs/Word (Typ.) Production Programming and 0.8s Erase (Typ.)
- Cross-Compatible Command Support
  - Basic Command Set
  - Common Flash Interface (CFI)
- Extended Cycling Capability
  - Minimum 100,000 Block Erase Cycles
- 48-Lead TSOP (Normal Bend)
- ETOX<sup>TM\*</sup> Flash Technology
- Not designed or rated as radiation hardened


The product is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at  $V_{CC}$ =2.7V-3.6V. Its low voltage operation capability greatly extends battery life for portable applications.

The memory array block architecture utilizes Enhanced Data Protection features, which provides maximum flexibility for safe nonvolatile code and data storage.

Special OTP (One Time Program) block provides an area to store permanent code such as an unique number.

\* ETOX is a trademark of Intel Corporation.

#### LHF00L14



3

SHARP

		Table 1. Pin Descriptions				
Symbol	Туре	Name and Function				
A <sub>20</sub> -A <sub>0</sub>	INPUT	ADDRESS INPUTS: Inputs for addresses.				
DQ <sub>15</sub> -DQ <sub>0</sub>	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code reads. Data pins float to high-impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.				
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high $(V_{IH})$ deselects the device and reduces power consumption to standby levels.				
RST#	INPUT	RESET: When low $(V_{IL})$ , RST# resets internal automation and inhibits write operations which provides data protection. RST#-high $(V_{IH})$ enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RST# must be low during power-up/down.				
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.				
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of CE# or WE# (whichever goes high first).				
WP#/ACC	INPUT/ SUPPLY	WRITE PROTECT: When WP#/ACC is $V_{IL}$ , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and not locked-down. When WP#/ACC is $V_{IH}$ , lock-down is disabled. Applying 12.0V±0.3V to WP#/ACC provides fast erasing or fast programming mode. In this mode, WP#/ACC is power supply pin. Applying 12.0V±0.3V to WP#/ACC during erase/program can only be done for a maximum of 1,000 cycles on each block. WP#/ ACC may be connected to 12.0V±0.3V for a total of 80 hours maximum. Use of this pin at 12.0V+0.3V beyond these limits may reduce block cycling capability or cause permanent damage.				
RY/BY#	OPEN DRAIN OUTPUT	READY/BUSY#: Indicates the status of the internal WSM (Write State Machine). When low, WSM is performing an internal operation (block erase, full chip erase, program or OTP program). RY/BY#-High Z indicates that the WSM is ready for new commands, block erase is suspended and program is inactive, program is suspended, or the device is in reset mode.				
V <sub>CC</sub>	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \leq V_{LKO}$ , all write attempts to the flash memory are inhibited. Device operations at invalid $V_{CC}$ voltage (see DC Characteristics) produce spurious results and should not be attempted.				
GND	SUPPLY	GROUND: Do not float any ground pins.				
NC		NO CONNECT: Lead is not internally connected; it may be driven or floated.				

SHARP

1FFFFF	4-Kword Block 39
1FF000 1FEFFF	4-Kword Block 38
1FE000 1FDFFF	4-Kword Block 37
1FD000 1FCFFF	4-Kword Block 36
1FC000 1FBFFF	4-Kword Block 35
1FB000 1FAFFF	4-Kword Block 33
1FA000 1F9FFF	
1F9000 1F8FFF	4-Kword Block 33
1F8000 1F7FFF	4-Kword Block 32
1F0000 1EFFFF	32-Kword Block 31
1E0000 1DFFFF	64-Kword Block 30
1D0000 1CFFFF	64-Kword Block 29
1C0000 1BFFFF	64-Kword Block 28
1B0000 1AFFFF	64-Kword Block 27
1A0000 19FFFF	64-Kword Block 26
190000 18FFFF	64-Kword Block 25
180000	64-Kword Block 24
17FFFF 170000	64-Kword Block 23
16FFFF 160000	64-Kword Block 22
15FFFF 150000	64-Kword Block 21
14FFFF 140000	64-Kword Block 20
13FFFF 130000	64-Kword Block 19
12FFFF 120000	64-Kword Block 18
11FFFF 110000	64-Kword Block 17
10FFFF 100000	64-Kword Block 16
0FFFFF 0F0000	64-Kword Block 15
0EFFFF 0E0000	64-Kword Block 14
0DFFFF 0D0000	64-Kword Block 13
0CFFFF 0C0000	64-Kword Block 12
0BFFFF 0B0000	64-Kword Block 11
0AFFFF 0A0000	64-Kword Block 10
09FFFF 090000	64-Kword Block 9
090000 08FFFF 080000	64-Kword Block 8
07FFFF	64-Kword Block 7
070000 06FFFF	64-Kword Block 6
060000 05FFFF	64-Kword Block 5
050000 04FFFF	64-Kword Block 4
040000 03FFFF	64-Kword Block 3
030000 02FFFF	64-Kword Block 2
020000 01FFFF	64-Kword Block 1
010000 00FFFF	64-Kword Block 0

Figure 2. Memory Map (Top Parameter)

Table 2	Identifier Codes	and OTP Ad	ddress for Read	Operation
1abic 2.	fuentiner coues		uuress for Reau	operation

		-		
	Code	Address [A <sub>20</sub> -A <sub>0</sub> ]	Data [DQ <sub>15</sub> -DQ <sub>0</sub> ]	Notes
Manufacturer Code	Manufacturer Code	000000H	00B0H	
Device Code	Device Code	000001H	00A0H	
Block Lock Configuration Code	Block is Unlocked		$DQ_0 = 0$	1
	Block is Locked	Block Address	$DQ_0 = 1$	1
	Block is not Locked-Down	+2	$DQ_1 = 0$	1
	Block is Locked-Down		$DQ_1 = 1$	1
OTP	OTP Lock	000080H	OTP-LK	2
	OTP	000081-000088H	OTP	3

NOTES:

Block Address = The beginning location of a block address. DQ<sub>15</sub>-DQ<sub>2</sub> are reserved for future implementation.
 OTP-LK=OTP Block Lock configuration.
 OTP=OTP Block data.

Customer Programmable Area
Factory Programmed Area
Reserved for Future Implementation (DO15-DO2)

Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)

Table 3. Bus Operation $^{(1, 2)}$								
Mode	Notes	RST#	CE#	OE#	WE#	Address	DQ <sub>15-0</sub>	RY/BY# <sup>(8)</sup>
Read Array	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	D <sub>OUT</sub>	High Z
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	High Z	X
Standby		V <sub>IH</sub>	V <sub>IH</sub>	X	X	Х	High Z	X
Reset	3	V <sub>IL</sub>	Х	X	X	X	High Z	High Z
Read Identifier Codes/OTP	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Table 2	See Table 2	High Z
Read Query	6,7	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Appendix	See Appendix	High Z
Read Status Register	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	D <sub>OUT</sub>	X
Write	4,5,6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X	D <sub>IN</sub>	X

 $(1 \ 2)$ 

NOTES:

1. Refer to DC Characteristics for  $V_{IL}$  or  $V_{IH}$  voltages. 2. X can be  $V_{IL}$  or  $V_{IH}$  for control pins and addresses. 3. RST# at GND±0.2V ensures the lowest power consumption.

4. Command writes involving block erase, full chip erase, program or OTP program are reliably 4. Command writes involving block clase, full chip clase, executed when V<sub>CC</sub>=2.7V-3.6V.
5. Refer to Table 4 for valid D<sub>IN</sub> during a write operation.
6. Never hold OE# low and WE# low at the same timing.

7. Refer to Appendix of LHF00LXX series for more information about query code.

8. RY/BY# is V<sub>OL</sub> when the WSM (Write State Machine) is executing internal block erase, full chip erase, program or OTP program algorithms. It is High Z during when the WSM is not busy, in block erase suspend mode (with program inactive), program suspend mode, or reset mode.

8

	Т	able 4. C	Command	Definitions <sup>(1</sup>	0)				
	Bus		First Bus Cycle			S	Second Bus Cycle		
Command	Cycles Req'd	Notes	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>	
Read Array	1		Write	Х	FFH				
Read Identifier Codes/OTP	≥2	4	Write	Х	90H	Read	IA or OA	ID or OD	
Read Query	≥2	4	Write	Х	98H	Read	QA	QD	
Read Status Register	2		Write	Х	70H	Read	X	SRD	
Clear Status Register	1		Write	Х	50H				
Block Erase	2	5	Write	BA	20H	Write	BA	D0H	
Full Chip Erase	2	5, 8	Write	Х	30H	Write	X	D0H	
Program	2	5,6	Write	WA	40H or 10H	Write	WA	WD	
Block Erase and Program Suspend	1	7, 8	Write	X	B0H				
Block Erase and Program Resume	1	7, 8	Write	Х	D0H				
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H	
Clear Block Lock Bit	2	9	Write	BA	60H	Write	BA	D0H	
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH	
OTP Program	2	8	Write	OA	СОН	Write	OA	OD	

Table 4.	Command	Definitions <sup>(10</sup>
ruore n.	Communa	Dominions

#### NOTES:

- 1. Bus operations are defined in Table 3.
- 2. All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cycle.
  - X=Any valid address within the device.
  - IA=Identifier codes address (See Table 2).
  - QA=Query codes address. Refer to Appendix of LHF00LXX series for details.
  - BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.
  - WA=Address of memory location for the Program command.
  - OA=Address of OTP block to be read or programmed (See Figure 3).
- 3. ID=Data read from identifier codes. (See Table 2).
  - QD=Data read from query database. Refer to Appendix of LHF00LXX series for details.
  - SRD=Data read from status register. See Table 8 for a description of the status register bits.
  - WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.
  - OD=Data within OTP block. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.
- 4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code and the data within OTP block (See Table 2).
- The Read Query command is available for reading CFI (Common Flash Interface) information.
- 5. Block erase, full chip erase or program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is V<sub>IH</sub>.
- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. If the program operation and the erase operation are both suspended, the suspended program operation will be resumed first
- 8. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.

9



- 9. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when WP#/ACC is  $V_{IL}$ . When WP#/ACC is  $V_{IH}$ , lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
- 10. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

		Curre	ent State		
State	WP#/ACC	DQ1 <sup>(1)</sup>	DQ <sub>0</sub> <sup>(1)</sup>	State Name	Erase/Program Allowed <sup>(2)</sup>
[000]	0	0	0	Unlocked	Yes
[001] <sup>(3)</sup>	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] <sup>(3)</sup>	1	0	1	Locked	No
[110] <sup>(4)</sup>	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

Table 5.	Functions o	f Block Lock	<sup>(5)</sup> and Block	Lock-Down
----------	-------------	--------------	--------------------------	-----------

NOTES:

1. DQ<sub>0</sub>=1: a block is locked; DQ<sub>0</sub>=0: a block is unlocked.

 $DQ_1=1$ : a block is locked-down;  $DQ_1=0$ : a block is not locked-down.

2. Erase and program are general terms, respectively, to express: block erase, full chip erase and program operations.

3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (WP#/ACC=0) or [101] (WP#/ACC=1), regardless of the states before power-off or reset operation.

4. When WP#/ACC is driven to V<sub>IL</sub> in [110] state, the state changes to [011] and the blocks are automatically locked.

5. OTP (One Time Program) block has the lock function which is different from those described above.

	Current S	tate		Result after Lock Command Written (Next State)				
State	WP#/ACC	DQ <sub>1</sub>	DQ <sub>0</sub>	Set Lock <sup>(1)</sup>	Clear Lock <sup>(1)</sup>	Set Lock-down <sup>(1)</sup>		
[000]	0	0	0	[001]	No Change	[011] <sup>(2)</sup>		
[001]	0	0	1	No Change <sup>(3)</sup>	[000]	[011]		
[011]	0	1	1	No Change	No Change	No Change		
[100]	1	0	0	[101]	No Change	[111] <sup>(2)</sup>		
[101]	1	0	1	No Change	[100]	[111]		
[110]	1	1	0	[111]	No Change	[111] <sup>(2)</sup>		
[111]	1	1	1	No Change	[110]	No Change		

	Table 6.	Block Locking	State	Transitions	upon	Command	Write <sup>(4)</sup>
--	----------	---------------	-------	-------------	------	---------	----------------------

NOTES:

1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.

2. When the Set Block Lock-Down Bit command is written to the unlocked block ( $DQ_0=0$ ), the corresponding block is locked-down and automatically locked at the same time.

3. "No Change" means that the state remains unchanged after the command written.

4. In this state transitions table, assumes that WP#/ACC is not changed and fixed  $V_{IL}$  or  $V_{IH}$ .

#### LHF00L14

r	Table 7. Blo	ck Locking S	tate Tran	isitions u	pon WP#/ACC Transition	$\operatorname{on}^{(4)}$	
		Current Sta	ite		Result after WP#/ACC Transition (Next State)		
Previous State	State	WP#/ACC	DQ <sub>1</sub>	DQ <sub>0</sub>	WP#/ACC= $0 \rightarrow 1^{(1)}$	WP#/ACC= $1 \rightarrow 0^{(1)}$	
-	[000]	0	0	0	[100]	-	
-	[001]	0	0	1	[101]	-	
[110] <sup>(2)</sup>	[011]	0	1	1	[110]	-	
Other than $[110]^{(2)}$					[111]	-	
-	[100]	1	0	0	-	[000]	
-	[101]	1	0	1	-	[001]	
-	[110]	1	1	0	-	[011] <sup>(3)</sup>	
-	[111]	1	1	1	-	[011]	

WD#/ACC T-7 D1 1 т

NOTES:

"WP#/ACC=0→1" means that WP#/ACC is driven to V<sub>IH</sub> and "WP#/ACC=1→0" means that WP#/ACC is driven to V<sub>IL</sub>.
 State transition from the current state [011] to the next state depends on the previous state.
 When WP#/ACC is driven to V<sub>IL</sub> in [110] state, the state changes to [011] and the blocks are untrained backed.

automatically locked.

4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BEFCES	POPS	WPACCS	PSS	DPS	R
7	6	5	4	3	2	1	0
	= RESERVED MENTS (R)	FOR FUTURE			NO'	TES:	
SR.7 = WRITH 1 = Ready 0 = Busy	E STATE MAC	HINE STATUS (	WSMS)	Status Register Machine).	indicates the s	status of the WSI	M (Write St
1 = Block	K ERASE SUS Erase Suspende Erase in Progre		(BESS)		or OTP progra	etermine block e m completion. S	
STAT 1 = Error i	US (BEFCES) n Block Erase	D FULL CHIP E or Full Chip Eras se or Full Chip E	e	erase, program, bit attempt, an i SR.3 does not p	set/clear block mproper comm provide a conti	's after a block of k lock bit, set blo nand sequence w nuous indication	ock lock-do vas entered.
1 = Error i	PROGRAM S' n Program or C	TATUS (POPS) OTP Program or OTP Program		level only after OTP Program co	Block Erase,	s and indicates for Full Chip Erass ences. SR.3 is not wP#/ACC $\neq$ V <sub>A</sub> (	se, Program t guaranteed
$1 = V_{CC} + 0$	tion Abort	(WPACCS) CC < 11.7V Dete	ct,	bit. The WSM in Erase, Full Chip sequences. It info operation, if the	nterrogates the b Erase, Progra forms the syste block lock biodes after write	block lock bit of am or OTP Prog or, depending or t is set. Reading ing the Read Ida c lock bit status.	nly after Blo gram command the attemp the block lo
STAT 1 = Progra	RAM SUSPEN 'US (PSS) m Suspended m in Progress/					erved for future the status register.	
1 = Erase	or Program Att d Block, Opera						
SR.0 = RESEI	RVED FOR FU	TURE ENHANC	CEMENTS (R)				

<ol> <li>Electrical Specifications</li> <li>Absolute Maximum Ratings<sup>*</sup></li> <li>Operating Temperature During Read, Erase and Program40°C to +85°C <sup>(1)</sup></li> </ol>	*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.
	NOTES:
Storage Temperature During under Bias	<ol> <li>Operating temperature is for extended temperature product defined by this specification.</li> <li>All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V<sub>CC</sub> and WP#/ACC pins. During transitions, this level may undershoot to -2.0V for periods &lt;20ns. Maximum DC voltage on input/output pins is V<sub>CC</sub>+0.5V which, during transitions, may overshoot to V<sub>CC</sub>+2.0V for periods &lt;20ns.</li> </ol>
$V_{CC}$ Supply Voltage0.2V to +3.9V $^{(2)}$	<ol> <li>Maximum DC voltage on WP#/ACC may overshoot to +13.0V for periods &lt;20ns.</li> <li>WP#/ACC erase/program voltage is normally 2.7V- 3.6V. Applying 11.7V-12.3V to WP#/ACC during</li> </ol>
WP#/ACC Supply Voltage0.2V to +12.6V $^{(2, 3, 4)}$	erase/program can be done for a maximum of 1,000 cycles on each block. WP#/ACC may be connected to 11.7V-12.3V for a total of 80 hours maximum.
Output Short Circuit Current 100mA <sup>(5)</sup>	5. Output shorted for no more than one second. No more than one output shorted at a time.

#### 1.2 Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Operating Temperature	T <sub>A</sub>	-40	+25	+85	°C	
V <sub>CC</sub> Supply Voltage	V <sub>CC</sub>	2.7	3.0	3.6	V	1
WP#/ACC Voltage when Used as a Logic Control	V <sub>IL</sub>	-0.2		0.4	V	
WP#/ACC Voltage when Used as a Logic Control	V <sub>IH</sub>	2.4		V <sub>CC</sub> + 0.4	V	1
WP#/ACC Supply Voltage	V <sub>ACCH</sub>	11.7	12.0	12.3	V	1, 2
Block Erase Cycling: WP#/ACC=V <sub>IL</sub> or V <sub>IH</sub>		100,000			Cycles	
Block Erase Cycling: WP#/ACC=V <sub>ACCH</sub> , 80 hrs.				1,000	Cycles	
Maximum WP#/ACC hours at V <sub>ACCH</sub>				80	Hours	

NOTES:

1. See DC Characteristics tables for voltage range-specific specification.

2. Applying WP#/ACC=11.7V-12.3V during a erase or program can be done for a maximum of 1,000 cycles on each block. A permanent connection to WP#/ACC=11.7V-12.3V is not allowed and can cause damage to the device.

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
put Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0.0V		4	7	pF
P#/ACC Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0.0V		18	22	pF
utput Capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> =0.0V		6	10	pF
OTE: Sampled, not 100% tested. 2.2 AC Input/Output Te	est Condition	S				
V <sub>CC</sub>	$_{\rm JT}$ $\downarrow$ $v_{\rm cc}/2$	SS TEST POIN	VTS		/2 OUTPUT	
0.0						
	1	1 1 0 1	0V for a Logic			
Worst case speed	conditions are w	hing ends at $V_{CC}/2$ . Input hen $V_{CC}=V_{CC}(min)$ .	rise and fall ti	mes (10% to 90		
Worst case speed	conditions are wh	hing ends at V <sub>CC</sub> /2. Input hen V <sub>CC</sub> =V <sub>CC</sub> (min).	rise and fall ti	mes (10% to 90	.6V	pading Va
Worst case speed Figure 4	4. Transient Inp	hing ends at V <sub>CC</sub> /2. Input hen V <sub>CC</sub> =V <sub>CC</sub> (min).	rise and fall ti Vaveform for e 9. Test Cor Test Config	mes (10% to 90 V <sub>CC</sub> =2.7V-3. afiguration Ca	.6V	oading Va L (pF)
Worst case speed Figure 4	conditions are wh	hing ends at V <sub>CC</sub> /2. Input hen V <sub>CC</sub> =V <sub>CC</sub> (min).	rise and fall ti Vaveform for e 9. Test Cor	mes (10% to 90 V <sub>CC</sub> =2.7V-3. afiguration Ca	.6V	-

#### (1)1 0 1 $\overline{}$ •

#### 1.2.3 DC Characteristics

V<sub>CC</sub>=2.7V-3.6V

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
I <sub>LI</sub>	Input Load Current	1	-1.0		+1.0	μA	V <sub>CC</sub> =V <sub>CC</sub> Max.,
I <sub>LO</sub>	Output Leakage Current	1	-1.0		+1.0	μA	V <sub>IN</sub> /V <sub>OUT</sub> =V <sub>CC</sub> or GND
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1,6,7		4	10	μΑ	$V_{CC}=V_{CC}Max.,$ $CE\#=RST\#=$ $V_{CC}\pm0.2V,$ $WP\#/ACC=V_{CC} \text{ or }$ $GND$
I <sub>CCAS</sub>	V <sub>CC</sub> Automatic Power Savings Current	1,3,6		4	10	μΑ	V <sub>CC</sub> =V <sub>CC</sub> Max., CE#=GND±0.2V, WP#/ACC=V <sub>CC</sub> or GND
I <sub>CCD</sub>	V <sub>CC</sub> Reset Current	1,6		4	10	μΑ	RST#=GND±0.2V
I <sub>CCR</sub>	V <sub>CC</sub> Read Current	1,6			17	mA	$V_{CC}=V_{CC}Max.,$ $CE\#=V_{IL},$ $OE\#=V_{IH},$ $f=5MHz$
т	V Program Current	1,4,6		20	60	mA	WP#/ACC=V <sub>IL</sub> or V <sub>IH</sub>
I <sub>CCW</sub>	V <sub>CC</sub> Program Current	1,4,6		10	20	mA	WP#/ACC=V <sub>ACCH</sub>
т	V <sub>CC</sub> Block Erase,	1,4,6		10	30	mA	WP#/ACC=V <sub>IL</sub> or V <sub>IH</sub>
I <sub>CCE</sub>	Full Chip Erase Current	1,4,6		4	10	mA	WP#/ACC=V <sub>ACCH</sub>
I <sub>CCWS</sub> I <sub>CCES</sub>	V <sub>CC</sub> Program or Block Erase Suspend Current	1,2,6		10	200	μΑ	CE#=V <sub>IH</sub>
I <sub>ACCS</sub> I <sub>ACCR</sub>	WP#/ACC Standby or Read Current	1,5,6		2	5	μΑ	WP#/ACC≤V <sub>CC</sub>
T	WD#/ACC Drog group Comment	1,4,5,6		2	5	μΑ	WP#/ACC=V <sub>IL</sub> or V <sub>IH</sub>
I <sub>ACCW</sub>	WP#/ACC Program Current	1,4,5,6		10	30	mA	WP#/ACC=V <sub>ACCH</sub>
T	WP#/ACC Block Erase,	1,4,5,6		2	5	μΑ	WP#/ACC=V <sub>IL</sub> or V <sub>IH</sub>
I <sub>ACCE</sub>	Full Chip Erase Current	1,4,5,6		5	15	mA	WP#/ACC=V <sub>ACCH</sub>
T	WP#/ACC Program	1,5,6		2	5	μΑ	WP#/ACC=V <sub>IL</sub> or V <sub>IH</sub>
I <sub>ACCWS</sub>	Suspend Current	1,5,6		10	200	μΑ	WP#/ACC=V <sub>ACCH</sub>
Legen	WP#/ACC Block Erase Suspend	1,5,6		2	5	μΑ	WP#/ACC=V <sub>IL</sub> or V <sub>IH</sub>
I <sub>ACCES</sub>	Current	1,5,6		10	200	μΑ	WP#/ACC=V <sub>ACCH</sub>

#### DC Characteristics (Continued)

#### V<sub>CC</sub>=2.7V-3.6V

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
V <sub>IL</sub>	Input Low Voltage	5	-0.4		0.4	V	
V <sub>IH</sub>	Input High Voltage	4	2.4		V <sub>CC</sub> + 0.4	V	
V <sub>OL</sub>	Output Low Voltage	4,7			0.2	V	V <sub>CC</sub> =V <sub>CC</sub> Min., I <sub>OL</sub> =100µA
V <sub>OH</sub>	Output High Voltage	4	V <sub>CC</sub> -0.2			V	V <sub>CC</sub> =V <sub>CC</sub> Min., I <sub>OH</sub> =-100µA
V <sub>ACCH</sub>	WP#/ACC during Block Erase, Full Chip Erase, Program or OTP Program Operations		11.7	12.0	12.3	V	
V <sub>LKO</sub>	V <sub>CC</sub> Lockout Voltage		1.5			V	

NOTES:

SHARP

1. All currents are in RMS unless otherwise noted. Typical values are the reference values at  $V_{CC}$ =3.0V and T<sub>A</sub>=+25°C unless V<sub>CC</sub> is specified.

 I<sub>CCWS</sub> and I<sub>CCES</sub> are specified with the device de-selected. If read or program is executed while in block erase suspend mode, the device's current draw is the sum of I<sub>CCES</sub> and I<sub>CCR</sub> or I<sub>CCW</sub>. If read is executed while in program suspend mode, the device's current draw is the sum of I<sub>CCWS</sub> and I<sub>CCR</sub>. 3. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle

completion. Standard address access timings (t<sub>AVOV</sub>) provide new data when addresses are changed.

4. Sampled, not 100% tested.

5. Applying 12.0V±0.3V to WP#/ACC provides fast erasing or fast programming mode. In this mode, WP#/ACC is power supply pin and supplies the memory cell current for block erasing and programming. Use similar power supply trace widths and layout considerations given to the  $V_{CC}$  power bus.

Applying 12.0V±0.3V to WP#/ACC during erase/program can only be done for a maximum of 1,000 cycles on each block. WP#/ACC may be connected to 12.0V±0.3V for a total of 80 hours maximum.

6. For all pins other than those shown in test conditions, input level is  $V_{CC}$  or GND.

7. Includes RY/BY#.

### 1.2.4 AC Characteristics - Read-Only Operations<sup>(1)</sup>

#### $V_{CC}$ =2.7V-3.6V, $T_{A}$ =-40°C to +85°C


Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Read Cycle Time		90		ns
t <sub>AVQV</sub>	Address to Output Delay			90	ns
t <sub>ELQV</sub>	CE# to Output Delay	3		90	ns
t <sub>GLQV</sub>	OE# to Output Delay	3		20	ns
t <sub>PHQV</sub>	RST# High to Output Delay			150	ns
t <sub>EHQZ</sub> , t <sub>GHQZ</sub>	CE# or OE# to Output in High Z, Whichever Occurs First	2		20	ns
t <sub>ELQX</sub>	CE# to Output in Low Z	2	0		ns
t <sub>GLQX</sub>	OE# to Output in Low Z	2	0		ns
t <sub>OH</sub>	Output Hold from First Occurring Address, CE# or OE# change	2	0		ns

NOTES:

1. See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.

2. Sampled, not 100% tested.

3. OE# may be delayed up to  $t_{ELQV}$  —  $t_{GLQV}$  after the falling edge of CE# without impact to  $t_{ELQV}$ .



LHF00L14

19

### 1.2.5 AC Characteristics - Write Operations<sup>(1), (2)</sup>

Symbol	Parameter		Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time			90		ns
$t_{PHWL}\left(t_{PHEL}\right)$	RST# High Recovery to WE# (CE#) Going Low		3	150		ns
$t_{ELWL}\left(t_{WLEL}\right)$	CE# (WE#) Setup to WE# (CE#) Going Low			0		ns
$t_{WLWH}\left(t_{ELEH}\right)$	WE# (CE#) Pulse Width		4	60		ns
t <sub>DVWH</sub> (t <sub>DVEH</sub> )	Data Setup to WE# (CE#) Going High		7	40		ns
$t_{AVWH} (t_{AVEH})$	Address Setup to WE# (CE#) Going High		7	50		ns
t <sub>WHEH</sub> (t <sub>EHWH</sub> )	CE# (WE#) Hold from WE# (CE#) High			0		ns
$t_{\rm WHDX}(t_{\rm EHDX})$	Data Hold from WE# (CE#) High			0		ns
$t_{WHAX} (t_{EHAX})$	Address Hold from WE# (CE#) High			0		ns
$t_{WHWL}$ ( $t_{EHEL}$ )	WE# (CE#) Pulse Width High		5	30		ns
t <sub>SHWH</sub> (t <sub>SHEH</sub> )	WP#/ACC High Setup to WE# (CE#) Going High	WP#/ACC=V <sub>IH</sub>	3	0		ns
		WP#/ACC=V <sub>ACCH</sub>		200		
$t_{WHGL}\left(t_{EHGL}\right)$	Write Recovery before Read			30		ns
t <sub>QVSL</sub>	WP#/ACC High Hold from Valid SRD, RY/BY# High Z		3	0		ns
t <sub>WHR0</sub> (t <sub>EHR0</sub> )	WE# (CE#) High to SR.7 Going "0"		3, 6		t <sub>AVQV</sub> +50	ns
t <sub>WHRL</sub> (t <sub>EHRL</sub> )	WE# (CE#) High to RY/BY# Going Low		3		100	ns

#### $V_{CC}=2.7V-3.6V, T_{A}=-40^{\circ}C \text{ to }+85^{\circ}C$

NOTES:

1. The timing characteristics for reading the status register during block erase, full chip erase, program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.

2. A write operation can be initiated and terminated with either CE# or WE#.


3. Sampled, not 100% tested.

4. Write pulse width (t<sub>WP</sub>) is defined from the falling edge of CE# or WE# (whichever goes low last) to the rising edge of

CE# or WE# (whichever goes high first). Hence,  $t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLEH}=t_{ELWH}$ . 5. Write pulse width high ( $t_{WPH}$ ) is defined from the rising edge of CE# or WE# (whichever goes high first) to the falling edge of CE# or WE# (whichever goes low last). Hence, t<sub>WPH</sub>=t<sub>WHWL</sub>=t<sub>EHEL</sub>=t<sub>WHEL</sub>=t<sub>EHWL</sub>.
6. t<sub>WHR0</sub> (t<sub>EHR0</sub>) after the Read Query or Read Identifier Codes/OTP command=t<sub>AVQV</sub>+100ns.
7. Refer to Table 4 for valid address and data for block erase, full chip erase, program, OTP program or lock bit

configuration.





LHF00L14

