imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



PRELIMINARY PRODUCT SPECIFICATION



Integrated Circuits Group

LHF00L28 Flash Memory 16Mbit (1Mbitx16)

(Model Number: LHF00L28)

Spec. Issue Date: May 26, 2004 Spec No: FM045032

		SPEC No.	FM045032
		ISSUE:	May. 26, 2004
<u>To;</u>			
	PRELIMI	NARY	
C			
2	PECIFIC	AIIO	N S
Product Ty	rpe <u>16 M b i t F l a</u>	sh Memory	
		L 2 8	
Model 1	No. (LHF00	L 2 8)	
This device	e specification is subject to change	without notice.	
* This spec	cifications contains 26 pages includ	ing the cover and appea	ndix.
* Refer to I	LHF00LXX series Appendix (FUM	103802).	
CUSTOMERS AC	CEPTANCE		
DATE:			
BY:		PCENTER	
	PK	ESENTED	,
	BY	$\frac{I: I}{Y, HOTTA}$	a
		Dept. General Man	ager
		REVIEWED BY :	PREPARED BY:
	(H. Takata	Scotani
		Product Development	Dent I
		Product Development System-Flash Division	-
		Integrated Circuits Gro SHARP CORPORATE	-

LHF00L28

- SHARP
 - Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
 - When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools
 - Audiovisual equipment
 - Home appliance
 - Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment <u>which demands high</u> <u>reliability</u>, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
 - Please direct all queries regarding the products covered herein to a sales representative of the company.

CONTENTS

PAGE

48-Lead TSOP (Normal Bend) Pinout 3	11
Pin Descriptions 4	
Memory Map 5	
Identifier Codes and OTP Address for Read Operation	
OTP Block Address Map for OTP Program 7	
Bus Operation 8	
Command Definitions 9	
Functions of Block Lock and Block Lock-Down 11	
Block Locking State Transitions upon Command Write 11	
Block Locking State Transitions upon WP#/ACC Transition 12	
Status Register Definition 13	21

PAC	ЪЕ
1 Electrical Specifications	14
1.1 Absolute Maximum Ratings	14
1.2 Operating Conditions	14
1.2.1 Capacitance	15
1.2.2 AC Input/Output Test Conditions	15
1.2.3 DC Characteristics	16
1.2.4 AC Characteristics - Read-Only Operations	18
1.2.5 AC Characteristics - Write Operations	20
1.2.6 Reset Operations	22
1.2.7 Block Erase, Full Chip Erase, Program and OTP Program Performance. 2	23
2 Related Document Information	24

LHF00L28

SHARP

LHF00L28 16Mbit (1Mbit×16) Flash MEMORY

- 16-M density with 16-bit I/O Interface
- Read Operation70ns
- Low Power Operation
 - 2.7V Read and Write Operations
 - Automatic Power Savings Mode reduces I_{CCR} in Static Mode
- Enhanced Code + Data Storage
 5µs Typical Erase/Program Suspends
- OTP (One Time Program) Block
 - 4-Word Factory-Programmed Area
 - 4-Word User-Programmable Area
- \blacksquare Operating Temperature -40°C to +85°C
- CMOS Process (P-type silicon substrate)
- Flexible Blocking Architecture
 - Eight 4-Kword Parameter Blocks
 - One 32-Kword Block
 - Fifteen 64-Kword Blocks
 - Top Parameter Location

- Enhanced Data Protection Features
 - Individual Block Lock and Block Lock-Down with Zero-Latency
 - All blocks are locked at power-up or device reset.
 - Block Erase, Full Chip Erase, Word Program Lockout during Power Transitions
- Automated Erase/Program Algorithms
 - 3.0V Low-Power 10µs/Word (Typ.) Programming
 - 12.0V No Glue Logic 9µs/Word (Typ.) Production Programming and 0.8s Erase (Typ.)
- Cross-Compatible Command Support
 - Basic Command Set
 - Common Flash Interface (CFI)
- Extended Cycling Capability
 Minimum 100,000 Block Erase Cycles
- 48-Lead TSOP (Normal Bend)
- ETOX^{TM*} Flash Technology
- Not designed or rated as radiation hardened

The product is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at V_{CC} =2.7V-3.6V. Its low voltage operation capability greatly extends battery life for portable applications.

The memory array block architecture utilizes Enhanced Data Protection features, which provides maximum flexibility for safe nonvolatile code and data storage.

Special OTP (One Time Program) block provides an area to store permanent code such as an unique number.

* ETOX is a trademark of Intel Corporation.

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$




		Table 1. Pin Descriptions
Symbol	Туре	Name and Function
A ₁₉ -A ₀	INPUT	ADDRESS INPUTS: Inputs for addresses.
DQ ₁₅ -DQ ₀	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code reads. Data pins float to high-impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high (V_{IH}) deselects the device and reduces power consumption to standby levels.
RST#	INPUT	RESET: When low (V_{IL}), RST# resets internal automation and inhibits write operations which provides data protection. RST#-high (V_{IH}) enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RST# must be low during power-up/down.
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of CE# or WE# (whichever goes high first).
WP#/ACC	INPUT/ SUPPLY	WRITE PROTECT: When WP#/ACC is V_{IL} , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and not locked-down. When WP#/ACC is V_{IH} , lock-down is disabled. Applying 12.0V±0.3V to WP#/ACC provides fast erasing or fast programming mode. In this mode, WP#/ACC is power supply pin. Applying 12.0V±0.3V to WP#/ACC during erase/program can only be done for a maximum of 1,000 cycles on each block. WP#/ ACC may be connected to 12.0V±0.3V for a total of 80 hours maximum. Use of this pin at 12.0V+0.3V beyond these limits may reduce block cycling capability or cause permanent damage.
RY/BY#	OPEN DRAIN OUTPUT	READY/BUSY#: Indicates the status of the internal WSM (Write State Machine). When low, WSM is performing an internal operation (block erase, full chip erase, program or OTP program). RY/BY#-High Z indicates that the WSM is ready for new commands, block erase is suspended and program is inactive, program is suspended, or the device is in reset mode.
V _{CC}	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \leq V_{LKO}$, all write attempts to the flash memory are inhibited. Device operations at invalid V_{CC} voltage (see DC Characteristics) produce spurious results and should not be attempted.
GND	SUPPLY	GROUND: Do not float any ground pins.
NC		NO CONNECT: Lead is not internally connected; it may be driven or floated.

4

[A₁₉-A₀]

1) 01	
FFFFF FF000	4-Kword Block 23
FEFFF	4-Kword Block 22
FE000 FDFFF	4-Kword Block 21
FD000 FCFFF	4-Kword Block 20
FC000 FBFFF	
FB000 FAFFF	4-Kword Block 19
FA000	4-Kword Block 18
F9FFF F9000	4-Kword Block 17
F8FFF F8000	4-Kword Block 16
F7FFF F0000	32-Kword Block 15
ÉFFFF E0000	64-Kword Block 14
DFFFF D0000	64-Kword Block 13
CFFFF C0000	64-Kword Block 12
BFFFF B0000	64-Kword Block 11
AFFFF A0000	64-Kword Block 10
9FFFF 90000	64-Kword Block 9
8FFFF 80000 7FFFF	64-Kword Block 8
7FFFF 70000	64-Kword Block 7
6FFFF 60000	64-Kword Block 6
5FFFF 50000	64-Kword Block 5
4FFFF 40000	64-Kword Block 4
3FFFF 30000	64-Kword Block 3
2FFFF 20000	64-Kword Block 2
1FFFF	64-Kword Block 1
10000 0FFFF	64-Kword Block 0
00000	

Figure 2. Memory Map (Top Parameter)

	Table 2. Identifier Codes and OTP Address	s for Read Operation		
	Code	Address [A ₁₉ -A ₀]	Data [DQ ₁₅ -DQ ₀]	Notes
Manufacturer Code	Manufacturer Code	00000H	00B0H	
Device Code	Device Code	00001H	00A4H	
Block Lock Configuration Code	Block is Unlocked		$DQ_0 = 0$	1
	Block is Locked	Block	$DQ_0 = 1$	1
	Block is not Locked-Down	Address + 2	$DQ_1 = 0$	1
	Block is Locked-Down		$DQ_1 = 1$	1
OTP	OTP Lock	00080H	OTP-LK	2
	OTP	00081-00088H	OTP	3

T. 1.1

NOTES:

Block Address = The beginning location of a block address. DQ₁₅-DQ₂ are reserved for future implementation.
 OTP-LK=OTP Block Lock configuration.
 OTP=OTP Block data.

[A ₁₉ -A ₀]	
[7]9-70]	
000088H	
	Customer Programmable Area
000085H	
000084H	
	Factory Programmed Area
000081H	
000080H	Reserved for Future Implementation (DQ15-DQ2)
U	mmable Area Lock Bit (DQ1)

Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)

				1				
Mode	Notes	RST#	CE#	OE#	WE#	Address	DQ ₁₅₋₀	RY/BY# (8)
Read Array	6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	X	D _{OUT}	High Z
Output Disable		V _{IH}	V _{IL}	V _{IH}	V _{IH}	X	High Z	Х
Standby		V _{IH}	V _{IH}	X	Х	X	High Z	Х
Reset	3	V _{IL}	Х	Х	Х	X	High Z	High Z
Read Identifier Codes/OTP	6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	See Table 2	See Table 2	High Z
Read Query	6,7	V _{IH}	V _{IL}	V _{IL}	V _{IH}	See Appendix	See Appendix	High Z
Read Status Register	6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	X	D _{OUT}	Х
Write	4,5,6	V _{IH}	V _{IL}	V _{IH}	V _{IL}	X	D _{IN}	Х

Table 3. Bus $Operation^{(1,2)}$

NOTES:

1. Refer to DC Characteristics for V_{IL} or V_{IH} voltages. 2. X can be V_{IL} or V_{IH} for control pins and addresses. 3. RST# at GND±0.2V ensures the lowest power consumption.

4. Command writes involving block erase, full chip erase, program or OTP program are reliably executed when V_{CC}=2.7V-3.6V.
Refer to Table 4 for valid D_{IN} during a write operation.
Never hold OE# low and WE# low at the same timing.

7. Refer to Appendix of LHF00LXX series for more information about query code.

8. RY/BY# is VOL when the WSM (Write State Machine) is executing internal block erase, full chip erase, program or OTP program algorithms. It is High Z during when the WSM is not busy, in block erase suspend mode (with program inactive), program suspend mode, or reset mode.

8

	Bus	Notes	First Bus Cycle		Second Bus Cycle			
Command	Cycles Req'd		Oper ⁽¹⁾	Addr ⁽²⁾	Data	Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾
Read Array	1		Write	Х	FFH			
Read Identifier Codes/OTP	≥2	4	Write	Х	90H	Read	IA or OA	ID or OD
Read Query	≥ 2	4	Write	Х	98H	Read	QA	QD
Read Status Register	2		Write	Х	70H	Read	Х	SRD
Clear Status Register	1		Write	Х	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Full Chip Erase	2	5, 8	Write	Х	30H	Write	Х	D0H
Program	2	5,6	Write	WA	40H or 10H	Write	WA	WD
Block Erase and Program Suspend	1	7, 8	Write	Х	B0H			
Block Erase and Program Resume	1	7, 8	Write	Х	D0H			
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H
Clear Block Lock Bit	2	9	Write	BA	60H	Write	BA	D0H
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH
OTP Program	2	8	Write	OA	СОН	Write	OA	OD

Table 4. Command Definitions⁽¹⁰⁾

NOTES:

1. Bus operations are defined in Table 3.

2. All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cycle.

X=Any valid address within the device.

IA=Identifier codes address (See Table 2).

QA=Query codes address. Refer to Appendix of LHF00LXX series for details.

- BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.
- WA=Address of memory location for the Program command.
- OA=Address of OTP block to be read or programmed (See Figure 3).

3. ID=Data read from identifier codes. (See Table 2).

QD=Data read from query database. Refer to Appendix of LHF00LXX series for details.

SRD=Data read from status register. See Table 8 for a description of the status register bits.

WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

OD=Data within OTP block. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code and the data within OTP block (See Table 2).

The Read Query command is available for reading CFI (Common Flash Interface) information.

- 5. Block erase, full chip erase or program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is V_{IH}. 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. If the program operation and the erase operation are both suspended, the suspended program operation will be resumed first.
- 8. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.



- 9. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when WP#/ACC is V_{IL} . When WP#/ACC is V_{IH} , lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
- 10. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

		(2)			
State	WP#/ACC	$\mathrm{DQ}_{1}^{(1)}$	$DQ_0^{(1)}$	State Name	Erase/Program Allowed ⁽²⁾
[000]	0	0	0	Unlocked	Yes
[001] ⁽³⁾	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] ⁽³⁾	1	0	1	Locked	No
[110] ⁽⁴⁾	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

Table 5.	Functions	of Block Lock ⁽⁵⁾	and Block Lock-Down
----------	-----------	------------------------------	---------------------

NOTES:

1. $DQ_0=1$: a block is locked; $DQ_0=0$: a block is unlocked.

 $DQ_1=1$: a block is locked-down; $DQ_1=0$: a block is not locked-down.

2. Erase and program are general terms, respectively, to express: block erase, full chip erase and program operations.

3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (WP#/ACC=0) or [101] (WP#/ACC=1), regardless of the states before power-off or reset operation.

4. When WP#/ACC is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

5. OTP (One Time Program) block has the lock function which is different from those described above.

Current State				Result after Lock Command Written (Next State)				
State	WP#/ACC	DQ_1	DQ ₀	Set Lock ⁽¹⁾	Clear Lock ⁽¹⁾	Set Lock-down ⁽¹⁾		
[000]	0	0	0	[001]	No Change	[011] ⁽²⁾		
[001]	0	0	1	No Change ⁽³⁾	[000]	[011]		
[011]	0	1	1	No Change	No Change	No Change		
[100]	1	0	0	[101]	No Change	$[111]^{(2)}$		
[101]	1	0	1	No Change	[100]	[111]		
[110]	1	1	0	[111]	No Change	[111] ⁽²⁾		
[111]	1	1	1	No Change	[110]	No Change		

Table 6.	Block Locking	State Transitions	upon Command	Write ⁽⁴⁾

NOTES:

1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.

2. When the Set Block Lock-Down Bit command is written to the unlocked block ($DQ_0=0$), the corresponding block is locked-down and automatically locked at the same time.

3. "No Change" means that the state remains unchanged after the command written.

4. In this state transitions table, assumes that WP#/ACC is not changed and fixed V_{IL} or V_{IH} .



		Current Sta	te		Result after WP#/ACC Transition (Next State)			
Previous State	State	WP#/ACC	DQ ₁	DQ ₀	WP#/ACC= $0 \rightarrow 1^{(1)}$	WP#/ACC=1 \rightarrow 0 ⁽¹⁾		
-	[000]	0	0	0	[100]	-		
-	[001]	0	0 0 1 [10]		[101]	-		
[110] ⁽²⁾	[011]	0	1	1	[110]	-		
Other than [110] ⁽²⁾					[111]	-		
-	[100]	1	0	0	-	[000]		
-	- [101] 1 0 1		1	-	[001]			
-	[110]	1	1	0	-	[011] ⁽³⁾		
-	[111]	1	1	1	-	[011]		

Table 7. Block Locking State Transitions upon WP#/ACC Transition⁽⁴⁾

NOTES:

"WP#/ACC=0→1" means that WP#/ACC is driven to V_{IH} and "WP#/ACC=1→0" means that WP#/ACC is driven to V_{IL}.
 State transition from the current state [011] to the next state depends on the previous state.
 When WP#/ACC is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

12

R	R	R	R	R	R	R	R	
15	14	13	12	11	10	9	8	
WSMS	BESS	BEFCES	POPS	WPACCS	PSS	DPS	R	
7	6	5	4	3	2	1	0	
SR.15 - SR.8 = RESERVED FOR FUTURE ENHANCEMENTS (R) SR.7 = WRITE STATE MACHINE STATUS (WSMS)				Status Desistan		TES: tatus of the WS	M (White St	
1 = Ready 0 = Busy	,			Machine).		etermine block of		
1 = Block	CK ERASE SUS Erase Suspende Erase in Progre	ed	S (BESS)	erase, program invalid while SI	or OTP progra R.7="0".	m completion. S	R.6 - SR.1	
 SR.5 = BLOCK ERASE AND FULL CHIP ERASE STATUS (BEFCES) 1 = Error in Block Erase or Full Chip Erase 0 = Successful Block Erase or Full Chip Erase 				If both SR.5 and SR.4 are "1"s after a block erase, full chi erase, program, set/clear block lock bit, set block lock-dow bit attempt, an improper command sequence was entered. SR.3 does not provide a continuous indication of WP#/ACC				
1 = Error	GRAM AND PROGRAM ST in Program or O ssful Program or	TP Program		level. The WSM interrogates and indicates the WP#/AC level only after Block Erase, Full Chip Erase, Program OTP Program command sequences. SR.3 is not guaranteed report accurate feedback when WP#/ACC \neq V _{ACCH} .				
$SR.3 = WP\#/ACC STATUS (WPACCS)$ $1 = V_{CC}+0.4V < WP\#/ACC < 11.7V Detect,$ Operation Abort $0 = WP\#/ACC OK$				SR.1 does not provide a continuous indication of block lo bit. The WSM interrogates the block lock bit only after Blo Erase, Full Chip Erase, Program or OTP Program comma sequences. It informs the system, depending on the attempt operation, if the block lock bit is set. Reading the block lo configuration codes after writing the Read Identifier Cod OTP command indicates block lock bit status.				
SR.2 = PROGRAM SUSPEND STATUS (PSS) 1 = Program Suspended 0 = Program in Progress/Completed				SR.15 - SR.8 and SR.0 are reserved for future use and sho be masked out when polling the status register.				
1 = Erase	CE PROTECT S or Program Atte ed Block, Operat ked	empted on a						
SR.0 = RES	ERVED FOR	FUTURE ENH	ANCEMENTS	5				

* dam	
bey reco	nage. These are stress ratings only. Operation yound the "Operating Conditions" is not ommended and extended exposure beyond the
operating remperature 1	perating Conditions" may affect device
During Read, Erase and Program40°C to +85°C ⁽¹⁾ relia	iability.
NOTES:	
Storage Temperature 1. Operating	ng temperature is for extended temperature
	lefined by this specification.
During non Bias65°C to +125°C	cified voltages are with respect to GND. n DC voltage is -0.5V on input/output pins and V _{CC} and WP#/ACC pins. During transitions,
Voltage On Any Pin (except V _{CC} and WP#/ACC) this level	I may undershoot to -2.0V for periods <20ns. m DC voltage on input/output pins is
V _{CC} +2.0V	V which, during transitions, may overshoot to V for periods <20ns.
	m DC voltage on WP#/ACC may overshoot to
	for periods <20ns.
3.6V. Ap	CC erase/program voltage is normally 2.7V- pplying 11.7V-12.3V to WP#/ACC during
cycles on	gram can be done for a maximum of 1,000 n each block. WP#/ACC may be connected to 2.3V for a total of 80 hours maximum.
Output Short Circuit Current $100 \text{ m} \text{ A}^{(5)}$ 5. Output sh	horted for no more than one second. No more output shorted at a time.

1.2 Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Operating Temperature	T _A	-40	+25	+85	°C	
V _{CC} Supply Voltage	V _{CC}	2.7	3.0	3.6	V	1
	V _{IL}	-0.2		0.4	V	
WP#/ACC Voltage when Used as a Logic Control	V _{IH}	2.4		V _{CC} + 0.4	V	1
WP#/ACC Supply Voltage	V _{ACCH}	11.7	12.0	12.3	V	1, 2
Block Erase Cycling: WP#/ACC=V _{IL} or V _{IH}		100,000			Cycles	
Block Erase Cycling: WP#/ACC=V _{ACCH} , 80 hrs.				1,000	Cycles	
Maximum WP#/ACC hours at V _{ACCH}				80	Hours	

NOTES:

1. See DC Characteristics tables for voltage range-specific specification.

2. Applying WP#/ACC=11.7V-12.3V during a erase or program can be done for a maximum of 1,000 cycles on each block. A permanent connection to WP#/ACC=11.7V-12.3V is not allowed and can cause damage to the device.


1.2.1 Capacitance ⁽¹⁾ (T_A =+25°C, f=1MHz)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0.0V		4	7	pF
WP#/ACC Input Capacitance	C _{IN}	V _{IN} =0.0V		18	22	pF
Output Capacitance	C _{OUT}	V _{OUT} =0.0V		6	10	pF

NOTE:

1. Sampled, not 100% tested.

1.2.2 AC Input/Output Test Conditions








Figure 5. Transient Equivalent Testing Load Circuit

Table 9. Test Configuration Capacitance Loading Value

Test Configuration	C _L (pF)
V _{CC} =2.7V-3.6V	50

1.2.3 DC Characteristics

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
I _{LI}	Input Load Current	1	-1.0	-71	+1.0	μΑ	V _{CC} =V _{CC} Max.,
ILO	Output Leakage Current	1	-1.0		+1.0	μA	V _{IN} /V _{OUT} =V _{CC} or GND
I _{CCS}	V _{CC} Standby Current	1,6,7		4	10	μΑ	$V_{CC}=V_{CC}Max.,$ $CE\#=RST\#=$ $V_{CC}\pm0.2V,$ $WP\#/ACC=V_{CC} \text{ or }$ GND
I _{CCAS}	V _{CC} Automatic Power Savings Current	1,3,6		4	10	μΑ	V _{CC} =V _{CC} Max., CE#=GND±0.2V, WP#/ACC=V _{CC} or GND
I _{CCD}	V _{CC} Reset Current	1,6		4	10	μΑ	RST#=GND±0.2V
I _{CCR}	V _{CC} Read Current	1,6			17	mA	$V_{CC}=V_{CC}Max.,$ $CE\#=V_{IL},$ $OE\#=V_{IH},$ $f=5MHz$
T	V _{CC} Program Current	1,4,6		20	60	mA	WP#/ACC=V _{IL} or V _{IH}
I _{CCW}	V _{CC} Flogram Current	1,4,6		10	20	mA	WP#/ACC=V _{ACCH}
т	V _{CC} Block Erase,	1,4,6		10	30	mA	WP#/ACC=V _{IL} or V _{IH}
I _{CCE}	Full Chip Erase Current	1,4,6		4	10	mA	WP#/ACC=V _{ACCH}
I _{CCWS} I _{CCES}	V _{CC} Program or Block Erase Suspend Current	1,2,6		10	200	μΑ	CE#=V _{IH}
I _{ACCS} I _{ACCR}	WP#/ACC Standby or Read Current	1,5,6		2	5	μΑ	WP#/ACC≤V _{CC}
I	WP#/ACC Program Current	1,4,5,6		2	5	μA	WP#/ACC=V _{IL} or V _{IH}
I _{ACCW}	wr#/ACC Flogram Current	1,4,5,6		10	30	mA	WP#/ACC=V _{ACCH}
L	WP#/ACC Block Erase,	1,4,5,6		2	5	μΑ	WP#/ACC=V _{IL} or V _{IH}
I _{ACCE}	Full Chip Erase Current	1,4,5,6		5	15	mA	WP#/ACC=V _{ACCH}
I	WP#/ACC Program	1,5,6		2	5	μΑ	WP#/ACC=V _{IL} or V _{IH}
I _{ACCWS}	Suspend Current	1,5,6		10	200	μΑ	WP#/ACC=V _{ACCH}
T	WP#/ACC Block Erase Suspend	1,5,6		2	5	μΑ	WP#/ACC=V _{IL} or V _{IH}
I _{ACCES}	Current	1,5,6		10	200	μA	WP#/ACC=V _{ACCH}

V_{CC}=2.7V-3.6V

DC Characteristics (Continued)

V = 2.7 V = 6 V	
$V_{CC}=2.7V-3.6V$	

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
V _{IL}	Input Low Voltage	5	-0.4		0.4	V	
V _{IH}	Input High Voltage	4	2.4		V _{CC} + 0.4	V	
V _{OL}	Output Low Voltage	4,7			0.2	V	V _{CC} =V _{CC} Min., I _{OL} =100µA
V _{OH}	Output High Voltage	4	V _{CC} -0.2			V	V _{CC} =V _{CC} Min., I _{OH} =-100µA
V _{ACCH}	WP#/ACC during Block Erase, Full Chip Erase, Program or OTP Program Operations		11.7	12.0	12.3	V	
V _{LKO}	V _{CC} Lockout Voltage		1.5			V	

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values are the reference values at V_{CC} =3.0V and T_A =+25°C unless V_{CC} is specified.

2. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or program is executed while in block erase suspend mode, the device's current draw is the sum of I_{CCES} and I_{CCR} or I_{CCW} . If read is executed while in program suspend mode, the device's current draw is the sum of I_{CCWS} and I_{CCR} .

mode, the device's current draw is the sum of I_{CCWS} and I_{CCR}.
3. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t_{AVOV}) provide new data when addresses are changed.

4. Sampled, not 100% tested.

5. Applying 12.0V±0.3V to WP#/ACC provides fast erasing or fast programming mode. In this mode, WP#/ACC is power supply pin and supplies the memory cell current for block erasing and programming. Use similar power supply trace widths and layout considerations given to the V_{CC} power bus.

Applying 12.0V±0.3V to WP#/ACC during erase/program can only be done for a maximum of 1,000 cycles on each block. WP#/ACC may be connected to 12.0V±0.3V for a total of 80 hours maximum.

6. For all pins other than those shown in test conditions, input level is V_{CC} or GND.

7. Includes RY/BY#.

1.2.4 AC Characteristics - Read-Only Operations⁽¹⁾


 V_{CC} =2.7V-3.6V, T_{A} =-40°C to +85°C

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		70		ns
t _{AVQV}	Address to Output Delay			70	ns
t _{ELQV}	CE# to Output Delay	3		70	ns
t _{GLQV}	OE# to Output Delay	3		20	ns
t _{PHQV}	RST# High to Output Delay			150	ns
t _{EHQZ} , t _{GHQZ}	CE# or OE# to Output in High Z, Whichever Occurs First	2		20	ns
t _{ELQX}	CE# to Output in Low Z	2	0		ns
t _{GLQX}	OE# to Output in Low Z	2	0		ns
t _{OH}	Output Hold from First Occurring Address, CE# or OE# change	2	0		ns

NOTES:

1. See AC input/output reference waveform for timing measurements and maximum allowable input slew rate. 2. Sampled, not 100% tested. 3. OE# may be delayed up to t_{ELQV} — t_{GLQV} after the falling edge of CE# without impact to t_{ELQV} .





1.2.5 AC Characteristics - Write Operations^{(1), (2)}

Symbol	Parameter		Notes	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time			70		ns
$t_{PHWL} \left(t_{PHEL} \right)$	RST# High Recovery to WE# (CE#) Going Low		3	150		ns
t _{ELWL} (t _{WLEL})	CE# (WE#) Setup to WE# (CE#) Going Low			0		ns
$t_{WLWH}(t_{ELEH})$	WE# (CE#) Pulse Width		4	50		ns
t _{DVWH} (t _{DVEH})	Data Setup to WE# (CE#) Going High		7	40		ns
$t_{\rm AVWH} \left(t_{\rm AVEH} \right)$	Address Setup to WE# (CE#) Going High		7	50		ns
$t_{\rm WHEH}(t_{\rm EHWH})$	CE# (WE#) Hold from WE# (CE#) High			0		ns
t _{WHDX} (t _{EHDX})	Data Hold from WE# (CE#) High			0		ns
t_{WHAX} (t_{EHAX})	Address Hold from WE# (CE#) High			0		ns
$t_{WHWL} \left(t_{EHEL} \right)$	WE# (CE#) Pulse Width High		5	20		ns
t _{SHWH} (t _{SHEH})	WP#/ACC High Setup to WE# (CE#) Going High	WP#/ACC=V _{IH}	- 3	0		ns
		WP#/ACC=V _{ACCH}		200	-	
$t_{WHGL} \left(t_{EHGL} \right)$	Write Recovery before Read			30		ns
t _{QVSL}	WP#/ACC High Hold from Valid SRD, RY/BY# High Z		3	0		ns
t _{WHR0} (t _{EHR0})	WE# (CE#) High to SR.7 Going "0"		3, 6		t _{AVQV} +50	ns
$t_{WHRL}(t_{EHRL})$	WE# (CE#) High to RY/BY# Going Low		3		100	ns

$V_{CC}=2.7V-3.6V, T_{A}=-40^{\circ}C \text{ to }+85^{\circ}C$

NOTES:

1. The timing characteristics for reading the status register during block erase, full chip erase, program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.

2. A write operation can be initiated and terminated with either CE# or WE#.


3. Sampled, not 100% tested.


4. Write pulse width (twp) is defined from the falling edge of CE# or WE# (whichever goes low last) to the rising edge of CE# or WE# (whichever goes high first). Hence, $t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLEH}=t_{ELWH}$. 5. Write pulse width high (t_{WPH}) is defined from the rising edge of CE# or WE# (whichever goes high first) to the falling

edge of CE# or WE# (whichever goes low last). Hence, $t_{WPH}=t_{WHWL}=t_{EHEL}=t_{WHEL}=t_{EHWL}$. 6. t_{WHR0} (t_{EHR0}) after the Read Query or Read Identifier Codes/OTP command= t_{AVQV} +100ns.

7. Refer to Table 4 for valid address and data for block erase, full chip erase, program, OTP program or lock bit configuration.







Reset AC Specifications (V_{CC}=2.7V-3.6V, T_A=-40°C to +85°C)

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{PLPH}	RST# Low to Reset during Read (RST# should be low during power-up.)	1, 2, 3	100		ns
t _{PLRH}	RST# Low to Reset during Erase or Program	1, 3, 4		22	μs
t _{2VPH}	V _{CC} 2.7V to RST# High	1, 3, 5	100		ns
t _{VHQV}	V _{CC} 2.7V to Output Delay	3		1	ms

NOTES:

1. A reset time, t_{PHQV}, is required from the later of SR.7 (RY/BY#) going "1" (High Z) or RST# going high until outputs are valid. Refer to AC Characteristics - Read-Only Operations for t_{PHQV}.

2. $t_{PL,PH}$ is <100ns the device may still reset but this is not guaranteed.

3. Sampled, not 100% tested.

4. If RST# asserted while a block erase, full chip erase, program or OTP program operation is not executing, the reset will complete within 100ns.

5. When the device power-up, holding RST# low minimum 100ns is required after V_{CC} has been in predefined range and also has been in stable there.