

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









LIS331DLF

MEMS digital output motion sensor ultra low-power high performance 3-axes "nano" accelerometer

Features

- Wide supply voltage, 2.16 V to 3.6 V
- Low voltage compatible IOs, 1.8 V
- Ultra low-power mode consumption down to 10 µA
- $\pm 2g/\pm 4g/\pm 8g$ dynamically selectable full-scale
- I²C/SPI digital output interface
- 6 bit resolution
- 2 independent programmable interrupt generators for free-fall and motion detection
- Sleep to wake-up function
- 6D orientation detection
- Embedded self-test
- 10000 g high shock survivability
- ECOPACK[®] RoHS and "Green" compliant (see Section 8)

Applications

- Display orientation
- Gaming
- User intenace
- Motion activated functions
- ▶ !:iiigent power saving for handheld devices
- Impact recognition and logging

LGA 16 (3x3x1 mm)

belonging to the "nano" family, Viun digital I²C/SPI serial interface standard output.

The device features altra low-power operational modes that alical advanced power saving and smart sloep to wake-up functions.

The Lines 31DLF has dynamically user selectable full scales of $\pm 2g/\pm 4g/\pm 8g$ and it is capable of measuring accelerations with output data rates from 0.5 Hz to 400 Hz.

The self-test capability allows the user to check the functioning of the sensor in the final application.

The device may be configured to generate interrupt signal by inertial wake-up/free-fall events as well as by the position of the device itself. Thresholds and timing of interrupt generators are programmable by the end user on the fly.

The LIS331DLF is available in small thin plastic land grid array package (LGA) and it is guaranteed to operate over an extended temperature range from -40 °C to +85 °C.

Description

The LIS331DLF is an ultra low-power high performance three axes linear accelerometer

Table 1. Device summary

Order codes	Temperature range [° C]	Package	Packaging
LIS331DLF	-40 to +85	LGA 16	Tray
LIS331DLFTR	-40 to +85	LGA 16	Tape and reel

Contents LIS331DLF

Contents

1	Bloc	k diagram and pin description	6
	1.1	Block diagram	6
	1.2	Pin description	6
2	Mecl	hanical and electrical specifications	
	2.1	Mechanical characteristics	
	2.2	Electrical characteristics	
	2.3	Electrical characteristics	
		2.3.1 SPI - serial peripheral interface	
		2.3.2 I2C - Inter IC control interface	
	2.4	2.3.2 I2C - Inter IC control interface	12
	2.5	Terminology) 13
		2.5.1 Sensitivity	
		2.5.2 Zelo-g level	
		2.5.3 Self-test	
		2.5.4 Sleep to wake-up	
•	-	*(5)	4.4
3		ctionality	
	3.1	Sensing alement	
	3.2	iつ interface	
	3.3	Factory calibration	14
4	Appl	lication hints	
DS,	4.1	Soldering information	15
5	Digit	al interfaces	16
	5.1	I2C serial interface	
		5.1.1 I2C operation	
	5.2	SPI bus interface	
		5.2.1 SPI read	
		5.2.2 SPI write	20
		5.2.3 SPI read in 3-wires mode	

6	Regis	ster mapping	22
7	Regis	ster description	24
	7.1	WHO_AM_I (0Fh)	24
	7.2	CTRL_REG1 (20h)	24
	7.3	CTRL_REG2 (21h)	25
	7.4	CTRL_REG3 [Interrupt CTRL register] (22h)	27
	7.5	CTRL_REG4 (23h)	27
	7.6	CTRL_REG5 (24	
	7.7	HP_FILTER_RESET (25h)	5 28
	7.8	REFERENCE (26	. h) 28
	7.9	STATUS_REG (27h)	29
	7.10	STATUS_REG (27h)	29
	7.11	OUT_Y (2Bh)	29
	7.12	OUT_Z (2Dh)	30
	7.13	INT1_CFG (30h)	30
	7.14	INT1_SRC (31h)	31
	7.15	INT1_THS (32h)	
	7.16	INT1_DURATION (ಚಿಕ್ಕ)	31
	7.17	INT2_C=G (34n)	32
	7.18	INT?_S≘C (35h)	33
	7.19	int 2_THS (36h)	33
	7.20	INT2_DURATION (37h)	34
8 60	Pook	rage information	25
Da.	rack	age inionilation	აა
9	Revis	sion history	36

List of tables LIS331DLF

List of tables

Table 1.	Device summary	. 1
Table 2.	Pin description	
Table 3.	Mechanical characteristics @ Vdd = 2.5 V, T = 25 °C unless otherwise noted	
Table 4.	Electrical characteristics @ Vdd = 2.5 V, T = 25 °C unless otherwise noted	. 8
Table 5.	SPI slave timing values	. 9
Table 6.	I2C slave timing values	10
Table 7.	Absolute maximum ratings	11
Table 8.	Serial interface pin description	15
Table 9.	Serial interface pin description	15
Table 10.	SAD+Read/Write patterns	16
Table 11.	Transfer when master is writing one byte to slave	16
Table 12.	Transfer when master is writing multiple bytes to slave:	17
Table 13.	Transfer when master is receiving (reading) one byte of data from slave:	17
Table 14.	Transfer when Master is receiving (reading) multiple bytes of data from slave	17
Table 15.	Register address map	21
Table 16.	Register address map	23
Table 17.	CTRL_REG1 register	23
Table 18.	CTRL_REG1 description	23
Table 19.	Power mode and low-power output data rate configurations	24
Table 20.	Normal-mode output data rate configurations and low-pass cut-off frequencies	24
Table 21.	CTRL_REG2 register	24
Table 22.	CTRL_REG2 description	24
Table 23.	High-pass filter mode configuration	25
Table 24.	High-pass filter cut-off frequency configuration	25
Table 25.	CTRL_REG3 register	26
Table 26.	CTRL_REG3 description	26
Table 27.	Data signal on If 'T 1 and INT 2 pad	
Table 28.	CTRL_REG4 register	26
Table 29.	CTRL_ PEG-! description	26
Table 30.	CTRL_P.EG5 register	27
Table 31.	CTRL_HEG5 description	27
Table 32.	REFERENCE register	27
Table 33.	REFERENCE description	27
Tahle 34.	STATUS_REG register	28
ົາ aໂກໄລ 35.	STATUS_REG description	28
Taple 36.	INT1_CFG register	29
Table 37.	INT1_CFG description	
Table 38.	Interrupt 1 source configurations	29
Table 39.	INT1_SRC register	30
Table 40.	INT1_SRC description	30
Table 41.	INT1_THS register	
Table 42.	INT1_THS description	30
Table 43.	INT1_DURATION register	
Table 44.	INT2_DURATION description	31
Table 45.	INT2_CFG register	31
Table 46.	INT2_CFG description	31
Table 47.	Interrupt mode configuration	31
Table 48	INT2_SRC register	32

577

.IS331DLF	List of tables

Table 49.	INT2_SRC description	32
	INT2_THS register	
	INT2_THS description	
Table 52.	INT2_DURATION register	33
	INT2_DURATION description	
	Document revision history	

Obsolete Productis). Obsolete Productis)

List of figures LIS331DLF


List of figures

Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6.	Block diagram
Figure 7. Figure 8. Figure 9. Figure 10. Figure 11.	SPI read protocol
i igure 12.	LUATO. IVIECTIATICAL data and package difficults
	Opsoler
	Product(s)
Obsoli	Block diagram

1 Block diagram and pin description

1.1 Block diagram

Figure 1. Block diagram



1.2 Pin description

Figure 2. Pin connection




Table 2. Pin description

Pin#	Name	Function
1	Vdd_IO	Power supply for I/O pins
2	NC	Not connected
3	NC	Not connected
4	SCL SPC	I ² C serial clock (SCL) SPI serial port clock (SPC)
5	GND	0 V supply
6	SDA SDI SDO	I ² C serial data (SDA) SPI serial data input (SDI) 3-wire interface serial data output (SDO)
7	SDO SA0	SPI serial data output (SDO) I ² C less significant bit of the device address (SAC)
8	CS	SPI enable I ² C/SPI mode selection (1: I ² C incde; 0: SPI enabled)
9	INT 2	Inertial interrupt 2
10	Reserved	Connect to GND
11	INT 1	Inertial interruor 1
12	GND	0 V s'4ppi_'
13	GND	0 V suppry
14	Vdd	Power supply
15	Reserved	Connect to Vdd
16	GivD	0 V supply
ie Pro		

2 Mechanical and electrical specifications

2.1 Mechanical characteristics

Table 3. Mechanical characteristics @ Vdd = 2.5 V, T = 25 °C unless otherwise noted (1)

Symbol	Parameter	Test conditions	Min.	Typ. ⁽²⁾	Max.	Unit
		FS bit set to 00		±2.0		
FS	Measurement range ⁽³⁾	FS bit set to 01		±4.0		g
		FS bit set to 11		±8.0		
		FS bit set to 00 6 bit representation		16	110	5)
So	Sensitivity	FS bit set to 01 6 bit representation		8	no.	LSB/g
		FS bit set to 11 6 bit representation		4		
Dres	Device resolution	FS bit set to 00 ODR = 50 Hz	10	62.5		mg
TCSo	Sensitivity change vs temperature	FS bit set to 00		±0.01		%/°C
TyOff	Typical zero- <i>g</i> level offset accuracy ^{(4),(5)}	FS bit set tc 00		±60		mg
TCOff	Zero-g level change vs temperature	Max a sita from 25°C		±0.5		mg/°C
	AUC)	FS bit set to 00 X axis	1	5	8	LSb
Vst	Self-test output char.gc(6),(7),(8)	FS bit set to 00 Y axis	-1	-5	-8	LSb
	3/8	FS bit set to 00 Z axis	1	5	8	LSb
To ɔ	Operating temperature range		-40		+85	°C
ı, vv	Product weight			20		mgram

- 1. The product is factory calibrated at 2.5 V. The operational power supply range is from 2.16 V to 3.6 V.
- 2. Typical specifications are not guaranteed
- 3. Verified by wafer level test and measurement of initial offset and sensitivity
- 4. Typical zero-g level offset value after MSL3 preconditioning
- 5. Offset can be eliminated by enabling the built-in high pass filter
- 6. The sign of "Self-test output change" is defined by CTRL_REG4 STsign bit (*Table 28*), for all axes.
- 7. Self-test output changes with the power supply. "Self-test output change" is defined as OUTPUT[LSb]_(CTRL_REG4 ST bit=1) OUTPUT[LSb]_(CTRL_REG4 ST bit=0). 1LSb=4*g*/64 at 6 bit representation, ±2 *g* full-scale
- 8. Output data reach 99% of final value after 1/ODR+1 ms when enabling Self-test mode, due to device filtering

2.2 Electrical characteristics

Table 4. Electrical characteristics @ Vdd = 2.5 V, T = 25 °C unless otherwise noted (1)

Symbol	Parameter	Test conditions	Min.	Typ. ⁽²⁾	Max.	Unit
Vdd	Supply voltage		2.16	2.5	3.6	V
Vdd_IO	I/O pins supply voltage ⁽³⁾		1.71		Vdd+0.1	V
ldd	Current consumption in normal mode			250		μΑ
IddLP	Current consumption in low-power mode			10		μА
IddPdn	Current consumption in power-down mode			1	cil	μА
VIH	Digital high level input voltage		0.8*Vdd_IO			V
VIL	Digital low level input voltage			~40	ე.2*Vdd_IO	٧
VOH	High level output voltage		0.9*Vdd_IO	77 Co-		V
VOL	Low level output voltage		*6	3	0.1*Vdd_IO	٧
	_	DR bit set to 00	7/8,	50		
ODR	Output data rate in normal mode	DR bit set to 01		100		Hz
		DR bit set ליט 1נ		400		
		PM bit set to v10		0.5		
	(PM bit set to 011		1		1
ODR_LP	Output data rate in low-power mode	PM bit set to 100		2		Hz
	AUIO	PM bit set to 101		5		
	0,000	PM bit set to 110		10		
BW	System vandwidth ⁽⁴⁾			ODR/2		Hz
Ton	Tirry on time ⁽⁵⁾	ODR = 100 Hz		1/ODR+1ms		S
Тор	C perating temperature range		-40		+85	°C

^{1.} Cho product is factory calibrated at 2.5 V. The operational power supply range is from 2.16 V to 3.6 V.

² Typical specification are not guaranteed

^{3.} It is possible to remove Vdd maintaining Vdd_IO without blocking the communication busses, in this condition the measurement chain is powered off.

^{4.} Refer to Table 20 for filter cut-off frequency

^{5.} Time to obtain valid data after exiting power-down mode

2.3 Communication interface characteristics


2.3.1 SPI - serial peripheral interface

Subject to general operating conditions for Vdd and Top.

Table 5. SPI slave timing values

Cumbal	Dovementor	Valu	Value ⁽¹⁾		
Symbol	Parameter	Min.	Max.	Unit	
tc(SPC)	SPI clock cycle	100		ns	
fc(SPC)	SPI clock frequency		10	MiHz	
tsu(CS)	CS setup time	6		(5)	
th(CS)	CS hold time	8	1,10		
tsu(SI)	SDI input setup time	5	VQ.0.		
th(SI)	SDI input hold time	15	0	ns	
tv(SO)	SDO valid output time	.0.	50		
th(SO)	SDO output hold time	9			
tdis(SO)	SDO output disable time		50		

Figure 3. SPI slave timing diagram (2)



- 1. Values are guaranteed at 10 MHz clock frequency for SPI with both 4 and 3 wires, based on characterization results, not tested in production
- 2. Measurement points are done at $0.2 \cdot Vdd_IO$ and $0.8 \cdot Vdd_IO$, for both Input and output port
- 3. When no communication is on-going, data on CS, SPC, SDI and SDO are driven by internal pull-up resistors

2.3.2 I²C - Inter IC control interface


Subject to general operating conditions for Vdd and top.

Table 6. I²C slave timing values

Symbol	Parameter	I ² C standard mode ⁽¹⁾		I ² C fast mode ⁽¹⁾		Unit
Symbol	Farameter	Min	Max	Min	Max	Onn
f _(SCL)	SCL clock frequency	0	100	0	400	KHz
t _{w(SCLL)}	SCL clock low time	4.7		1.3		ш
t _{w(SCLH)}	SCL clock high time	4.0		0.6		μs
t _{su(SDA)}	SDA setup time	250		100	x(S	ns
t _{h(SDA)}	SDA data hold time	0.01	3.45	0.01	0.0	μs
t _{r(SDA)} t _{r(SCL)}	SDA and SCL rise time		1000	20 + 0.1C ₁ , (2)	300	20
t _{f(SDA)} t _{f(SCL)}	SDA and SCL fall time		300	20 ₇ 5.1C _b ⁽²⁾	300	ns
t _{h(ST)}	START condition hold time	4	i o'i	0.6		
t _{su(SR)}	Repeated START condition setup time	4.7	30/e	0.6		
t _{su(SP)}	STOP condition setup time			0.6		μs
t _{w(SP:SR)}	Bus free time between STOP and START condition	4.7		1.3		

- 1. Data based on standard I^2C protocol requirement, not tested in production
- 2. Cb = total capacitance of one bus line. $n p^{-}$





a. Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both port

2.4 **Absolute maximum ratings**

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 7. **Absolute maximum ratings**

Symbol	Ratings	Maximum value	Unit
Vdd	Supply voltage	-0.3 to 6	V
Vdd_IO	I/O pins supply voltage	-0.3 to 6	V
Vin	Input voltage on any control pin (CS, SCL/SPC, SDA/SDI/SDO, SDO/SA0)	-0.3 to Vdd_IO +0 3	3
^	Acceleration (any oxio powered V/dd - 2.5.V)	3000 g for 0.5 m s	
A _{POW}	Acceleration (any axis, powered, Vdd = 2.5 V)	10000 g tor 0.1 ms	
^	Acceleration (any axis unnewered)	ວ000 <i>g</i> for 0.5 ms	
A _{UNP}	Acceleration (any axis, unpowered)	10000 g for 0.1 ms	
T _{OP}	Operating temperature range	-40 to +85	°C
T _{STG}	Storage temperature range	-40 to +125	°C
	0/02	4 (HBM)	kV
ESD	Electrostatic discharge protection	1.5 (CDM)	kV
		200 (MM)	V

Note: Supply voltage on any pin should never exceed 6.0 V



This is a nechanical shock sensitive device, improper handling can cause permanent damages to the part



This is a the part This is an ESD sensitive device, improper handling can cause permanent damages to

2.5 Terminology

2.5.1 Sensitivity

Sensitivity describes the gain of the sensor and can be determined e.g. by applying 1 g acceleration to it. As the sensor can measure DC accelerations this can be done easily by pointing the axis of interest towards the center of the earth, noting the output value, rotating the sensor by 180 degrees (pointing to the sky) and noting the output value again. By doing so, ± 1 g acceleration is applied to the sensor. Subtracting the larger output value from the smaller one, and dividing the result by 2, leads to the actual sensitivity of the sensor. This value changes very little over temperature and also time. The Sensitivity Tolerance describes the range of Sensitivities of a large population of sensors.

2.5.2 Zero-*g* level

Zero-g level offset (TyOff) describes the deviation of an actual output signal from the ideal output signal if no acceleration is present. A sensor in a steady state on a rollizontal surface will measure 0 g in X axis and 0 g in Y axis whereas the Z axis will rescure 1 g. The output is ideally in the middle of the dynamic range of the sensor (content of OUT registers 00h, data expressed as 2's complement number). A deviation from ideal value in this case is called Zero-g offset. Offset is to some extent a result of sires to MEMS sensor and therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. Offset changes little over temperature, see "Zero-g level change vs. temperature". The Zero-g level tolerance (TyOff) describes the Standard deviation of the range of Zero-g levels of a population of sensors.

2.5.3 Self-test

Self-test allows to check the consor functionality without moving it. The Self-test function is off when the self-test bit (CT) of CTRL_REG4 (control register 4) is programmed to '0'. When the self-test bit of CTRL_REG4 is programmed to '1' an actuation force is applied to the sensor, singulating a definite input acceleration. In this case the sensor outputs will exhibit a plange in their DC levels which are related to the selected full scale through the device consitivity. When self-test is activated, the device output level is given by the electrostatic test-force. If the output signals change within the amplitude specified inside Table 3, then the sensor is working properly and the parameters of the interface chip are within the defined specifications.

2.5.4 Sleep to wake-up

The "sleep to wake-up" function, in conjunction with low-power mode, allows to further reduce the system power consumption and develop new smart applications.

LIS331DLF may be set in a low-power operating mode, characterized by lower date rates refreshments. In this way the device, even if sleeping, keep on sensing acceleration and generating interrupt requests.

When the "sleep to wake-up" function is activated, LIS331DLF is able to automatically wake-up as soon as the interrupt event has been detected, increasing the output data rate and bandwidth.

With this feature the system may be efficiently switched from low-power mode to full-performance depending on user-selectable positioning and acceleration events, thus ensuring power saving and flexibility.

LIS331DLF Functionality

3 Functionality

The LIS331DLF is a "nano", low-power, digital output 3-axis linear accelerometer packaged in a LGA package. The complete device includes a sensing element and an IC interface able to take the information from the sensing element and to provide a signal to the external world through an I²C/SPI serial interface.

3.1 Sensing element

A proprietary process is used to create a surface micro-machined accelerometer. The technology allows to carry out suspended silicon structures which are attached to the substrate in a few points called anchors and are free to move in the direction of the sensed acceleration. To be compatible with the traditional packaging techniques a cap is placed on top of the sensing element to avoid blocking the moving parts during the moviding phase of the plastic encapsulation.

When an acceleration is applied to the sensor the proof mass displaces from its nominal position, causing an imbalance in the capacitive half-bridge. This imbalance is measured using charge integration in response to a voltage pulse applied to the capacitor.

At steady state the nominal value of the capacitors are few pF and when an acceleration is applied the maximum variation of the capacitive load is in the fF range.

3.2 IC interface

The complete measurement chain is composed by a low-noise capacitive amplifier which converts the capacitive unpalancing of the MEMS sensor into an analog voltage that is finally available to the user by an analog-to-digital converter.

The acceleration caia may be accessed through an I²C/SPI interface thus making the device particularly suitable for direct interfacing with a microcontroller.

The LIS331DLF features a data-ready signal (RDY) which indicates when a new set of measured acceleration data is available thus simplifying data synchronization in the digital system that uses the device.

The LIS331DLF may also be configured to generate an inertial wake-up and free-fall interrupt signal accordingly to a programmed acceleration event along the enabled axes. Both Free-Fall and Wake-Up can be available simultaneously on two different pins.

3.3 Factory calibration


The IC interface is factory calibrated for sensitivity (So) and Zero-*g* level (TyOff).

The trimming values are stored inside the device in a non volatile memory. Any time the device is turned on, the trimming parameters are downloaded into the registers to be used during the active operation. This allows to use the device without further calibration.

Application hints LIS331DLF

4 Application hints

Figure 5. LIS331DLF electrical connection



The device core is supplied inrough Vdd line while the I/O pads are supplied through Vdd_IO line. Power supply decoupling capacitors (100 nF ceramic, 10 µF Aluminum) should be placed as near as possible to the pin 14 of the device (common design practice).

All the voltage and ground supplies must be present at the same time to have proper behavior of the IC (refer to *Figure 5*). It is possible to remove Vdd maintaining Vdd_IO without blocking the communication bus, in this condition the measurement chain is powered off.

The functionality of the device and the measured acceleration data is selectable and accessible through the I^2C or SPI interfaces. When using the I^2C , CS must be tied high.

The functions, the threshold and the timing of the two interrupt pins (INT 1 and INT 2) can be completely programmed by the user through the I^2C/SPI interface.

4.1 Soldering information

The LGA package is compliant with the ECOPACK[®], RoHS and "Green" standard. It is qualified for soldering heat resistance according to JEDEC J-STD-020C.

Leave "pin 1 indicator" unconnected during soldering.

Land pattern and soldering recommendations are available at www.st.com.

LIS331DLF Digital interfaces

5 Digital interfaces

The registers embedded inside the LIS331DLF may be accessed through both the I^2C and SPI serial interfaces. The latter may be SW configured to operate either in 3-wire or 4-wire interface mode.

The serial interfaces are mapped onto the same pads. To select/exploit the I²C interface, CS line must be tied high (i.e. connected to Vdd_IO).

T-1-1- 0	0 1			
Table 8.	Seriai	interface	pin	description

Pin name	Pin description
CS	SPI enable I ² C/SPI mode selection (1: I ² C mode; 0: SPI enabled)
SCL	I ² C serial clock (SCL)
SPC	SPI serial port clock (SPC)
SDA	I ² C serial data (SDA)
SDI	SPI serial data input (SDI)
SDO	3-wire interface serial data output (SDO)
SA0	I ² C less significant bit of the device address (SA0)
SDO	SPI serial data output (SDO)

5.1 I²C serial interface

The LIS331DLF I^2C is a bus size. The I^2C is employed to write data into registers whose content can also be read back.

The relevant I²C learning is given in the table below.

Table 3. Serial interface pin description

Term	Description
Transmitter	The device which sends data to the bus
Receiver	The device which receives data from the bus
Master	The device which initiates a transfer, generates clock signals and terminates a transfer
Slave	The device addressed by the master

There are two signals associated with the I²C bus: the serial clock line (SCL) and the serial data line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. Both the lines are connected to Vdd_IO through a pull-up resistor embedded inside the LIS331DLF. When the bus is free both the lines are high.

The I²C interface is compliant with fast mode (400 kHz) I²C standards as well as with the normal mode.

Digital interfaces LIS331DLF

5.1.1 I²C operation

The transaction on the bus is started through a START (ST) signal. A START condition is defined as a HIGH to LOW transition on the data line while the SCL line is held HIGH. After this has been transmitted by the Master, the bus is considered busy. The next byte of data transmitted after the start condition contains the address of the slave in the first 7 bits and the eighth bit tells whether the Master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits after a start condition with its address. If they match, the device considers itself addressed by the Master.

The slave address (SAD) associated to the LIS331DLF is 010100xb. **SDO/SA0** pad can be used to modify less significant bit of the device address. If SA0 pad is connected to voltage supply, LSb is '1' (address 0101001b) else if SA0 pad is connected to ground, LSb value is '0' (address 0101000b). This solution permits to connect and address two different accelerometers to the same I²C lines.

Data transfer with acknowledge is mandatory. The transmitter must release the SDA line during the acknowledge pulse. The receiver must then pull the data line LOW so that it remains stable low during the HIGH period of the acknowledge clock pulse. A receiver which has been addressed is obliged to generate an acknowledge after each byte of data received.

The I²C embedded inside the LIS331DLF behaves like a slave device and the following protocol must be adhered to. After the start condition (ST) a slave address is sent, once a slave acknowledge (SAK) has been returned, a 8-bit sub-address (SUB) is transmitted: the 7 LSb represent the actual register ac dress while the MSB enables address auto increment. If the MSb of the SUB field is '1', the SUB (register address) is automatically increased to allow multiple data read/write.

The slave address is completed with a Read/Write bit. If the bit was '1' (Read), a repeated START (SR) condition must be issued after the two sub-address bytes; if the bit is '0' (Write) the Master will transmit to the slave with direction unchanged. *Table 10* explains how the SAD+Read/Write bit pattern is composed, listing all the possible configurations.

Table 10. SAD+Read/Write patterns

Command	SAD[6:1]	SAD[0] = SA0	R/W	SAD+R/W
Read	010100	0	1	01010001 (51h)
Write	010100	010100 0		01010000 (50h)
Read	010100	1	1	01010011 (53h)
Write	010100	1	0	01010010 (52h)

Table 11. Transfer when master is writing one byte to slave

Master	ST	SAD + W		SUB		DATA		SP
Slave			SAK		SAK		SAK	

LIS331DLF Digital interfaces

Table 12. Transfer when master is writing multiple bytes to slave:

Master	ST	SAD + W		SUB		DATA		DATA		SP
Slave			SAK		SAK		SAK		SAK	

Table 13. Transfer when master is receiving (reading) one byte of data from slave:

Master	ST	SAD + W		SUB		SR	SAD + R			NMAK	SP
Slave			SAK		SAK			SAK	DATA		

Table 14. Transfer when Master is receiving (reading) multiple bytes of data from slave

Master	ST	SAD+W		SUB		SR	SAD+R			MAK		MAK	. \C	NMAK	SP
Slave			SAK		SAK			SAK	DATA		DATA		ĊΛ(ΓΑ		

Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number of bytes transferred per transfer is unlimited. Data is transferred with the Most Significant bit (MSb) first. If a receiver can't receive another complete byte of data until it has performed some other function, it can hold the clock line, SCL LOW to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for another byte and releases the data line. If a slave receiver doesn't approved time function) the data line must be left HIGH by the slave. The Master can then about the transfer. A LOW to HIGH transition on the SDA line while the SCL line is HIGH is defined as a STOP condition. Each data transfer must be terminated by the generation of a STOP (SP) condition.

In order to read incitions bytes, it is necessary to assert the most significant bit of the sub-address field. In other words, SUB(7) must be equal to 1 while SUB(6-0) represents the address of first register to be read.

In the presented communication format MAK is master acknowledge and NMAK is no master acknowledge.


5.2 SPI bus interface

The LIS331DLF SPI is a bus slave. The SPI allows to write and read the registers of the device.

The Serial Interface interacts with the outside world with 4 wires: CS, SPC, SDI and SDO.

Digital interfaces LIS331DLF

Figure 6. Read and write protocol



CS is the serial port enable and it is controlled by the SPI master. It goes low at the start of the transmission and goes back high at the end. SPC is the Serial Port Clock and it is controlled by the SPI master. It is stopped high when CS is high (no transmission). SDI and SDO are respectively the serial port data input and output. Those lines are driven at the falling edge of SPC and should be captured at the rising edge of SPC.

Both the Read Register and Write Register commands are completed in 16 clock pulses or in multiple of 8 in case of multiple bytes read/write. Bit duration is the time between two falling edges of SPC. The first bit (bit 0) starts at the first saling edge of SPC after the falling edge of CS while the last bit (bit 15, bit 23, ...) starts at the last falling edge of SPC just before the rising edge of CS.

bit 0: RW bit. When 0, the data DI(7:0) is written into the device. When 1, the data DO(7:0) from the device is read. In latter case, the chip will drive **SDO** at the start of bit 8.

bit 1: MS bit. When 0, the address will remain unchanged in multiple read/write commands. When 1, the address is auto incremented in multiple read/write commands.

bit 2-7: address \\\(\(\(\(\(\(\)\)\)\). This is the address field of the indexed register.

bit 8-15. data [](7:0) (write mode). This is the data that is written into the device (MSb first).


bit 8-12 data DO(7:0) (read mode). This is the data that is read from the device (MSb first).

In multiple read/write commands further blocks of 8 clock periods will be added. When \overline{MS} bit is '0' the address used to read/write data remains the same for every block. When \overline{MS} bit is '1' the address used to read/write data is increased at every block.

The function and the behavior of **SDI** and **SDO** remain unchanged.

5.2.1 SPI read

Figure 7. SPI read protocol



LIS331DLF Digital interfaces

The SPI read command is performed with 16 clock pulses. Multiple byte read command is performed adding blocks of 8 clock pulses at the previous one.

bit 0: READ bit. The value is 1.


bit 1: MS bit. When 0 do not increment address, when 1 increment address in multiple reading.

bit 2-7: address AD(5:0). This is the address field of the indexed register.

bit 8-15: data DO(7:0) (read mode). This is the data that will be read from the device (MSb first).


bit 16-...: data DO(...-8). Further data in multiple byte reading.

Figure 8. Multiple bytes SPI read protocol (2 bytes example)



5.2.2 SPI write

Figure 9. SPI write protocol



The SPI Write command is performed with 16 clock pulses. Multiple byte write command is performed adding blocks of 8 clock pulses at the previous one.

bit 0: WRITE bit. The value is 0.

bit 1: \overline{MS} bit. When 0 do not increment address, when 1 increment address in multiple writing.


bit 2 -7: address AD(5:0). This is the address field of the indexed register.

bit 8-15: data DI(7:0) (write mode). This is the data that will be written inside the device (MSb first).

bit 16-...: data DI(...-8). Further data in multiple byte writing.

Digital interfaces LIS331DLF


Figure 10. Multiple bytes SPI write protocol (2 bytes example)



5.2.3 SPI read in 3-wires mode

3-wires mode is entered by setting to '1' bit SIM (SPI serial interface mode selection) in CTRL_REG4.

Figure 11. SPI read protocol in 3-wires mode



The SPI Read command is performed with 16 clock pulses:

bit 0: READ bit. The value is 1.

bit 1: \overline{MS} bit. When 0 do not increment address, when 1 increment address in multiple reading.

bit 2-7. address AD(5:0). This is the address field of the indexed register.

**ii: 8 15: data DO(7:0) (read mode). This is the data that is read from the device (MSb first). **Multiple read command is also available in 3-wires mode.

LIS331DLF Register mapping

6 Register mapping

The table given below provides a listing of the 8 bit registers embedded in the device and the related addresses:

Table 15. Register address map

Hex Binary		Name 13. Negister address	-	Register	address	Dafault	0
WHO_AM_I r 0F 000 1111 01010010 Dummy regist Reserved (do not modify) 10 - 1F Reserved CTRL_REG1 rw 20 010 0000 00000111 CTRL_REG2 rw 21 010 0001 00000000 CTRL_REG3 rw 22 010 0010 00000000 CTRL_REG4 rw 23 010 071 00000000 CTRL_REG5 rw 24 010 0101 Dummy regist REFERENCE rw 26 010 0101 Dummy regist REFERENCE r 27 010 0111 00000000 STATUS_REG r 27 010 111 00000000 Not used OUT_X r 29 010 1001 output r 2A 010 1011 output r 2B 010 1011 output r 2C 010 1100 0000000 Not used OUT_Y r 2B <th></th> <th>Name</th> <th>туре</th> <th>Hex</th> <th>Binary</th> <th>Detault</th> <th>Comment</th>		Name	туре	Hex	Binary	Detault	Comment
Reserved (do not modify) 10 - 1F		Reserved (do not modify)		00 - 0E			Reserved
CTRL_REG1 rw 20 010 0000 00000111 CTRL_REG2 rw 21 010 0001 0000(0C) CTRL_REG3 rw 22 010 0010 00000000 CTRL_REG4 rw 23 010 CC11 000000000 CTRL_REG5 rw 24 010 0101 Dummy registed for the control of t		WHO_AM_I	ŗ	0F	000 1111	01010010	Dummy reçister
CTRL_REG2 rw 21 010 0001 0000(00°) CTRL_REG3 rw 22 010 0010 00000000 CTRL_REG4 rw 23 010 0011 00000000 CTRL_REG5 rw 24 010 0101 00000000 HP_FILTER_RESET r 25 010 0101 00000000 STATUS_REG r 27 010 0111 00000000 STATUS_REG r 27 010 1000 00000000 Not used OUT_X r 29 010 1001 output r 2A 010 1010 00000000 Not used OUT_Y r 2B 010 1011 output r 2C 010 1100 00000000 Not used OUT_Y r 2B 010 1101 output		Reserved (do not modify)		10 - 1F			Reserved
CTRL_REG3 rw 22 010 0010 7,000,000 CTRL_REG4 rw 23 010 07,1 000,000 CTRL_REG5 rw 24 010 0101 0000,000 HP_FILTER_RESET r 25 010 0101 0000,000 REFERENCE rw 26 010 0110 0000,000 STATUS_REG r 27 010 0111 000,000,000 r 28 010 1000 000,000,000 Not used OUT_X r 29 010 1010 000,000,000 Not used OUT_Y r 2B 010 1011 output r 2C 010 1100 000,000,000 Not used DIF_Z r 2D 010 1101 output		CTRL_REG1	rw	20	010 0000	00000111	1010
CTRL_REG4 rw 23 010 CO1 00000000 CTRL_REG5 rw 24 C1 0100 00000000 DUMMy registred registred rw 26 010 0101 Dummy registred rw 26 010 0110 00000000 STATUS_REG r 27 010 0111 00000000 Not used OUT_X r 29 010 1001 output rg 28 010 1000 00000000 Not used OUT_Y r 28 010 1010 00000000 Not used OUT_Y r 28 010 1010 00000000 Not used OUT_Y r 28 010 1011 output rg 28 010 1011 output rg 29 010 1011 output rg 20 010 1101 output		CTRL_REG2	rw	21	010 0001	0000(00)	<i>y</i>
CTRL_REG5 rw 24 €1€ 0100 00000000 HP_FILTER_RESET r 25 010 0101 Dummy regist REFERENCE rw 26 010 0110 00000000 Dummy regist STATUS_REG r 27 010 0111 000000000 Not used OUT_X r 29 010 1001 output r 2A 010 1010 00000000 Not used OUT_Y r 2B 010 1011 output r 2C 010 1100 00000000 Not used > ΣΓΣ r 2D 010 1101 output		CTRL_REG3	rw	22	010 0010	20000000	
HP_FILTER_RESET r 25 010 0101 Dummy registed		CTRL_REG4	rw	23	010 6011	00000000	
REFERENCE rw 26 010 0110 000000000 STATUS_REG r 27 010 0111 000000000 r 28 010 1000 000000000 Not used OUT_X r 29 010 1001 output r 2A 010 1010 00000000 Not used OUT_Y r 2B 010 1011 output r 2C 010 1100 00000000 Not used OUT_Y r 2D 010 1100 00000000 Not used		CTRL_REG5	rw	24	C10 0100	00000000	
STATUS_REG r 27 010 0111 00000000 r 28 010 1000 00000000 Not used OUT_X r 29 010 1001 output r 2A 010 1010 00000000 Not used OUT_Y r 2B 010 1011 output r 2C 010 1100 00000000 Not used OUT_Z r 2D 010 1101 output		HP_FILTER_RESET	r	25	010 0101		Dummy register
r 28 010 1000 00000000 Not used OUT_X r 29 010 1001 output r 2A 010 1010 00000000 Not used OUT_Y r 2B 010 1011 output r 2C 010 1100 00000000 Not used OTT_Z r 2D 010 1101 output		REFERENCE	rw	26	010 0110	00000000	
OUT_X r 29 010 1001 output r 2A 010 1010 00000000 Not used OUT_Y r 2B 010 1011 output r 2C 010 1100 00000000 Not used OUT_Z r 2D 010 1101 output		STATUS_REG	r	27	010 0111	00000000	
r 2A 010 1010 00000000 Not used OUT_Y r 2B 010 1011 output r 2C 010 1100 00000000 Not used OIF_Z r 2D 010 1101 output		- 16	r	28	010 1000	00000000	Not used
OUT_Y r 2B 010 1011 output r 2C 010 1100 00000000 Not used Ο Γ Z r 2D 010 1101 output		OUT_X	r	29	010 1001	output	
r 2C 010 1100 00000000 Not used 2 iΓ_Z r 2D 010 1101 output		- 40	r	2A	010 1010	00000000	Not used
2 Γ ZD 010 1101 output		OUT_Y	r	2B	010 1011	output	
		7	r	2C	010 1100	00000000	Not used
Reserved (do not modify) 2E - 2F		DIFLZ	r	2D	010 1101	output	
INT1_CFG rw 30 011 0000 00000000 INT1_SOURCE r 31 011 0001 00000000		Reserved (do not modify)		2E - 2F			Reserved
INT1_SOURCE r 31 011 0001 00000000	-1050	INT1_CFG	rw	30	011 0000	00000000	
	Oh	INT1_SOURCE	r	31	011 0001	00000000	
INT1_THS rw 32 011 0010 00000000		INT1_THS	rw	32	011 0010	00000000	
INT1_DURATION rw 33 011 0011 00000000		INT1_DURATION	rw	33	011 0011	00000000	
INT2_CFG rw 34 011 0100 00000000		INT2_CFG	rw	34	011 0100	00000000	
INT2_SOURCE r 35 011 0101 00000000		INT2_SOURCE	r	35	011 0101	00000000	
INT2_THS rw 36 011 0110 00000000		INT2_THS	rw	36	011 0110	00000000	
INT2_DURATION rw 37 011 0111 00000000		INT2_DURATION	rw	37	011 0111	00000000	
Reserved (do not modify) 38 - 3F Reserved		Reserved (do not modify)		38 - 3F			Reserved

Register mapping LIS331DLF

Registers marked as *Reserved* must not be changed. The writing to those registers may cause permanent damages to the device.

The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered-up.



7 Register description

The device contains a set of registers which are used to control its behavior and to retrieve acceleration data. The registers address, made of 7 bits, is used to identify them and to write the data through serial interface.

7.1 WHO_AM_I (0Fh)

Table 16. WHO_AM_I register

0	1 0	1	0	0	1	9
---	-----	---	---	---	---	---

Device identification register.

This register contains the device identifier that for LIS331DLF is set to 52 h.

7.2 CTRL_REG1 (20h)

Table 17. CTRL_REG1 register

PM2	PM1	PM0	DB!	DR0	Zen	Yen	Xen

lete

Table 18. CTRL_REG1 cescription

opsole	PM2 - PM0	Power mode selection. Default value: 000 (NCO: Power-down; Others: refer to <i>Table 19</i>)
	DR1, DE9	Data rate selection. Default value: 00 (00:50 Hz; Others: refer to <i>Table 20</i>)
	Zen	Z axis enable. Default value: 1 (0: Z axis disabled; 1: Z axis enabled)
	Yen	Y axis enable. Default value: 1 (0: Y axis disabled; 1: Y axis enabled)
	Xen	X axis enable. Default value: 1 (0: X axis disabled; 1: X axis enabled)

PM bits allow to select between power-down and two operating active modes. The device is in power-down mode when PD bits are set to "000" (default value after boot). *Table 19* shows all the possible power mode configurations and respective output data rates. Output data in the low-power modes are computed with low-pass filter cut-off frequency defined by DR1, DR0 bits.

DR bits, in the normal-mode operation, select the data rate at which acceleration samples are produced. In low-power mode they define the output data resolution. *Table 20* shows all the possible configuration for DR1 and DR0 bits.