



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832


Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## MEMS digital output motion sensor: ultra-low-power high-performance 3-axis "nano" accelerometer

Datasheet - production data



- Intelligent power saving for handheld devices
- Pedometers
- Display orientation
- Gaming and virtual reality input devices
- Impact recognition and logging
- Vibration monitoring and compensation

### Features

- Wide supply voltage, 1.71 V to 3.6 V
- Independent IO supply (1.8 V) and supply voltage compatible
- Ultra-low-power mode consumption down to 2  $\mu$ A
- $\pm 2g/\pm 4g/\pm 8g/\pm 16g$  dynamically selectable full scales
- I<sup>2</sup>C/SPI digital output interface
- 8-bit data output
- 2 independent programmable interrupt generators for free-fall and motion detection
- 6D/4D orientation detection
- "Sleep-to-wake" and "Return-to-sleep" functions
- Free-fall detection
- Motion detection
- Embedded temperature sensor
- Embedded self-test
- Embedded FIFO
- 10000 g high shock survivability
- ECOPACK<sup>®</sup>, RoHS and "Green" compliant

### Applications

- Motion-activated functions
- Free-fall detection
- Click/double-click recognition

### Description

The LIS3DE is an ultra-low-power high-performance 3-axis linear accelerometer belonging to the "nano" family, with digital I<sup>2</sup>C/SPI serial interface standard output. The device features ultra-low-power operational modes that allow advanced power saving and smart embedded functions.

The LIS3DE has dynamically user-selectable full scales of  $\pm 2g/\pm 4g/\pm 8g/\pm 16g$  and is capable of measuring accelerations with output data rates from 1 Hz to 5 kHz. The self-test capability allows the user to check the functioning of the sensor in the final application. The device may be configured to generate interrupt signals by two independent inertial wakeup/free-fall events as well as by the position of the device itself. Thresholds and the timing of interrupt generators are programmable by the end user on the fly. The LIS3DE has an integrated 32-level first-in, first-out (FIFO) buffer allowing the user to store data in order to limit intervention by the host processor. The LIS3DE is available in a small thin plastic land grid array package (LGA) and it is guaranteed to operate over an extended temperature range from -40 °C to +85 °C.

Table 1. Device summary

Order codes	Temp. range [°C]	Package	Packaging
LIS3DE	-40 to +85	LGA-16	Tray
LIS3DETR	-40 to +85	LGA-16	Tape and reel

# Contents

<b>1</b>	<b>Block diagram and pin description</b>	<b>8</b>
1.1	Block diagram	8
1.2	Pin description	8
<b>2</b>	<b>Mechanical and electrical specifications</b>	<b>10</b>
2.1	Mechanical characteristics	10
2.2	Temperature sensor characteristics	11
2.3	Electrical characteristics	11
2.4	Communication interface characteristics	12
2.4.1	SPI - serial peripheral interface	12
2.4.2	I <sup>2</sup> C - inter-IC control interface	13
2.5	Absolute maximum ratings	14
<b>3</b>	<b>Terminology and functionality</b>	<b>15</b>
3.1	Terminology	15
3.1.1	Sensitivity	15
3.1.2	Zero-g level	15
3.2	Functionality	15
3.2.1	Normal mode, low-power mode	15
3.2.2	Self-test	15
3.2.3	6D / 4D orientation detection	16
3.2.4	Sleep-to-wake and return-to-sleep functions	16
3.3	Sensing element	16
3.4	IC interface	17
3.5	Factory calibration	17
3.6	FIFO	17
3.7	Auxiliary ADC	17
3.8	Temperature sensor	17
<b>4</b>	<b>Application hints</b>	<b>18</b>
4.1	Soldering information	18
<b>5</b>	<b>Digital main blocks</b>	<b>19</b>



5.1	FIFO .....	19
5.1.1	Bypass mode .....	19
5.1.2	FIFO mode .....	19
5.1.3	Stream mode .....	19
5.1.4	Stream-to-FIFO mode .....	20
5.1.5	Retrieving data from FIFO .....	20
<b>6</b>	<b>Digital interfaces .....</b>	<b>21</b>
6.1	I <sup>2</sup> C serial interface .....	21
6.1.1	I <sup>2</sup> C operation .....	22
6.2	SPI bus interface .....	23
6.2.1	SPI read .....	24
6.2.2	SPI write .....	25
6.2.3	SPI read in 3-wire mode .....	26
<b>7</b>	<b>Register mapping .....</b>	<b>27</b>
<b>8</b>	<b>Register description .....</b>	<b>29</b>
8.1	STATUS_REG_AUX (07h) .....	29
8.2	OUT_ADC1_L (08h), OUT_ADC1_H (09h) .....	29
8.3	OUT_ADC2_L (0Ah), OUT_ADC2_H (0Bh) .....	29
8.4	OUT_ADC3_L (0Ch), OUT_ADC3_H (0Dh) .....	29
8.5	INT_COUNTER_REG (0Eh) .....	30
8.6	WHO_AM_I (0Fh) .....	30
8.7	TEMP_CFG_REG (1Fh) .....	30
8.8	CTRL_REG1 (20h) .....	30
8.9	CTRL_REG2 (21h) .....	31
8.10	CTRL_REG3 (22h) .....	32
8.11	CTRL_REG4 (23h) .....	32
8.12	CTRL_REG5 (24h) .....	33
8.13	CTRL_REG6 (25h) .....	33
8.14	REFERENCE (26h) .....	34
8.15	STATUS_REG2 (27h) .....	34
8.16	OUT_X (29h) .....	34
8.17	OUT_Y (2Bh) .....	35

8.18	OUT_Z (2Dh)	35
8.19	FIFO_CTRL_REG (2Eh)	35
8.20	FIFO_SRC_REG (2Fh)	35
8.21	IG1_CFG (30h)	36
8.22	IG1_SOURCE (31h)	37
8.23	IG1_THS (32h)	37
8.24	IG1_DURATION (33h)	37
8.25	IG2_CFG (34h)	38
8.26	IG2_SOURCE (35h)	39
8.27	IG2_THS (36h)	39
8.28	IG2_DURATION (37h)	39
8.29	CLICK_CFG (38h)	40
8.30	CLICK_SRC (39h)	40
8.31	CLICK_THS (3Ah)	41
8.32	TIME_LIMIT (3Bh)	41
8.33	TIME_LATENCY (3Ch)	41
8.34	TIME_WINDOW (3Dh)	41
8.35	Act_THS (3Eh)	42
8.36	Act_DUR (3Fh)	42
<b>9</b>	<b>Package information</b>	<b>43</b>
<b>10</b>	<b>Revision history</b>	<b>45</b>

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	Pin description . . . . .	9
Table 3.	Mechanical characteristics . . . . .	10
Table 4.	Temperature sensor characteristics . . . . .	11
Table 5.	Electrical characteristics . . . . .	11
Table 6.	SPI slave timing values . . . . .	12
Table 7.	I <sup>2</sup> C slave timing values . . . . .	13
Table 8.	Absolute maximum ratings . . . . .	14
Table 9.	Operating mode selection . . . . .	15
Table 10.	Serial interface pin description . . . . .	21
Table 11.	Serial interface pin description . . . . .	21
Table 12.	SAD+Read/Write patterns . . . . .	22
Table 13.	Transfer when master is writing one byte to slave . . . . .	22
Table 14.	Transfer when master is writing multiple bytes to slave . . . . .	23
Table 15.	Transfer when master is receiving (reading) one byte of data from slave . . . . .	23
Table 16.	Transfer when master is receiving (reading) multiple bytes of data from slave . . . . .	23
Table 17.	Register address map . . . . .	27
Table 18.	STATUS_REG_AUX register . . . . .	29
Table 19.	STATUS_REG_AUX register description . . . . .	29
Table 20.	INT_COUNTER_REG register . . . . .	30
Table 21.	WHO_AM_I register . . . . .	30
Table 22.	TEMP_CFG_REG register . . . . .	30
Table 23.	TEMP_CFG_REG register description . . . . .	30
Table 24.	CTRL_REG1 register . . . . .	30
Table 25.	CTRL_REG1 register description . . . . .	30
Table 26.	Data rate configuration . . . . .	31
Table 27.	CTRL_REG2 register . . . . .	31
Table 28.	CTRL_REG2 register description . . . . .	31
Table 29.	High-pass filter mode configuration . . . . .	31
Table 30.	CTRL_REG3 register . . . . .	32
Table 31.	CTRL_REG3 register description . . . . .	32
Table 32.	CTRL_REG4 register . . . . .	32
Table 33.	CTRL_REG4 register description . . . . .	32
Table 34.	Self-test mode configuration . . . . .	32
Table 35.	CTRL_REG5 register . . . . .	33
Table 36.	CTRL_REG5 register description . . . . .	33
Table 37.	CTRL_REG6 register . . . . .	33
Table 38.	CTRL_REG6 register description . . . . .	33
Table 39.	REFERENCE register . . . . .	34
Table 40.	REFERENCE register description . . . . .	34
Table 41.	STATUS_REG2 register . . . . .	34
Table 42.	STATUS_REG2 register description . . . . .	34
Table 43.	FIFO_CTRL_REG register . . . . .	35
Table 44.	FIFO_CTRL_REG register description . . . . .	35
Table 45.	FIFO mode configuration . . . . .	35
Table 46.	FIFO_SRC_REG register . . . . .	35
Table 47.	FIFO_SRC_REG register description . . . . .	35
Table 48.	IG1_CFG register . . . . .	36

Table 49.	IG1_CFG register description . . . . .	36
Table 50.	Interrupt mode . . . . .	36
Table 51.	IG1_SOURCE register . . . . .	37
Table 52.	IG1_SOURCE register description . . . . .	37
Table 53.	IG1_THS register . . . . .	37
Table 54.	IG1_THS register description . . . . .	37
Table 55.	IG1_DURATION register . . . . .	37
Table 56.	IG1_DURATION register description . . . . .	37
Table 57.	IG2_CFG register . . . . .	38
Table 58.	IG2_CFG register description . . . . .	38
Table 59.	Interrupt mode . . . . .	38
Table 60.	IG2_SOURCE register . . . . .	39
Table 61.	IG2_SOURCE register description . . . . .	39
Table 62.	IG2_THS register . . . . .	39
Table 63.	IG2_THS register description . . . . .	39
Table 64.	IG2_DURATION register . . . . .	39
Table 65.	IG2_DURATION register description . . . . .	39
Table 66.	CLICK_CFG register . . . . .	40
Table 67.	CLICK_CFG register description . . . . .	40
Table 68.	CLICK_SRC register . . . . .	40
Table 69.	CLICK_SRC register description . . . . .	40
Table 70.	CLICK_THS register . . . . .	41
Table 71.	CLICK_THS register description . . . . .	41
Table 72.	TIME_LIMIT register . . . . .	41
Table 73.	TIME_LIMIT register description . . . . .	41
Table 74.	TIME_LATENCY register . . . . .	41
Table 75.	TIME_LATENCY register description . . . . .	41
Table 76.	TIME_WINDOW register . . . . .	41
Table 77.	TIME_WINDOW register description . . . . .	41
Table 78.	Act_THS register . . . . .	42
Table 79.	Act_THS register description . . . . .	42
Table 80.	Act_DUR register . . . . .	42
Table 81.	Act_DUR register description . . . . .	42
Table 82.	LGA-16: mechanical data . . . . .	44
Table 83.	Document revision history . . . . .	45

## List of figures


Figure 1.	Block diagram . . . . .	8
Figure 2.	Pin connections . . . . .	8
Figure 3.	SPI slave timing diagram . . . . .	12
Figure 4.	I <sup>2</sup> C slave timing diagram . . . . .	13
Figure 5.	LIS3DE electrical connections . . . . .	18
Figure 6.	Read and write protocol . . . . .	24
Figure 7.	SPI read protocol . . . . .	24
Figure 8.	Multiple byte SPI read protocol (2-byte example). . . . .	25
Figure 9.	SPI write protocol . . . . .	25
Figure 10.	Multiple byte SPI write protocol (2-byte example). . . . .	26
Figure 11.	SPI read protocol in 3-wire mode . . . . .	26
Figure 12.	LGA-16: drawing . . . . .	44



# 1 Block diagram and pin description

## 1.1 Block diagram

Figure 1. Block diagram



## 1.2 Pin description

Figure 2. Pin connections




Table 2. Pin description

Pin#	Name	Function
1	Vdd_IO	Power supply for I/O pins
2	NC	Not connected
3	NC	Not connected
4	SCL SPC	I <sup>2</sup> C serial clock (SCL) SPI serial port clock (SPC)
5	GND	0 V supply
6	SDA SDI SDO	I <sup>2</sup> C serial data (SDA) SPI serial data input (SDI) 3-wire interface serial data output (SDO)
7	SDO SA0	SPI serial data output (SDO) I <sup>2</sup> C least significant bit of the device address (SA0)
8	CS	SPI enable I <sup>2</sup> C/SPI mode selection (1: SPI idle mode / I <sup>2</sup> C communication enabled; 0: SPI communication mode / I <sup>2</sup> C disabled)
9	INT2	Interrupt 2
10	RES	Connect to GND
11	INT1	Interrupt 1
12	GND	0 V supply
13	ADC3	Analog-to-digital converter input 3
14	Vdd	Power supply
15	ADC2	Analog-to-digital converter input 2
16	ADC1	Analog-to-digital converter input 1

## 2 Mechanical and electrical specifications

### 2.1 Mechanical characteristics

Vdd = 2.5 V, T = 25 °C unless otherwise noted<sup>(a)</sup>.

**Table 3. Mechanical characteristics**

Symbol	Parameter	Test conditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
FS	Measurement range <sup>(2)</sup>	FS bit set to 00		±2.0		g
		FS bit set to 01		±4.0		
		FS bit set to 10		±8.0		
		FS bit set to 11		±16.0		
So	Sensitivity	FS bit set to 00		15.6		mg/digit
		FS bit set to 01		31.2		mg/digit
		FS bit set to 10		62.5		mg/digit
		FS bit set to 11		187.5		mg/digit
TCSO	Sensitivity change vs. temperature	FS bit set to 00		±0.05		%/°C
TyOff	Typical zero-g level offset accuracy <sup>(3)(4)</sup>	FS bit set to 00		±100		mg
TCOff	Zero-g level change vs. temperature	Max. delta from 25 °C		±0.8		mg/°C
Vst	Self-test output change <sup>(5)(6)(7)</sup>	FS bit set to 00 X-axis	50		1800	mg
		FS bit set to 00 Y-axis	50		1800	mg
		FS bit set to 00 Z-axis	50		1800	mg
T <sub>op</sub>	Operating temperature range		-40		+85	°C

1. Typical specifications are not guaranteed.
2. Verified by wafer level test and measurement of initial offset and sensitivity.
3. Typical zero-g level offset value after MSL3 preconditioning.
4. Offset can be eliminated by enabling the built-in high-pass filter.
5. The sign of the “self-test output change” is defined by CTRL\_REG4 ST sign bits, for all axes.
6. The “self-test output change” is defined as the absolute value of:  
 $OUTPUT[LSB]_{(CTRL\_REG4\ ST1, ST0\ bits=01)} - OUTPUT[LSB]_{(CTRL\_REG4\ ST1, ST0\ bits=00)}$
7. Output data reaches 99% of final value after 1ms+1/ODR when enabling the self-test mode, due to device filtering.

a. The product is factory calibrated at 2.5 V. The operational power supply range is from 1.71 V to 3.6 V.

## 2.2 Temperature sensor characteristics

Vdd = 2.5 V, T = 25 °C unless otherwise noted <sup>(b)</sup>.

**Table 4. Temperature sensor characteristics**

Symbol	Parameter	Test condition	Min.	Typ. <sup>(1)</sup>	Max.	Unit
TSDr	Temperature sensor output change vs. temperature			1		digit/°C <sup>(2)</sup>
TODR	Temperature refresh rate			ODR		Hz
T <sub>op</sub>	Operating temperature range		-40		+85	°C

1. Typical specifications are not guaranteed. Temperature sensor operation is guaranteed in the range 2 V - 3.6 V.
2. 8-bit resolution.

## 2.3 Electrical characteristics

Vdd = 2.5 V, T = 25 °C unless otherwise noted <sup>(c)</sup>.

**Table 5. Electrical characteristics**

Symbol	Parameter	Test conditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
Vdd	Supply voltage		1.71	2.5	3.6	V
Vdd_IO	I/O pins supply voltage <sup>(2)</sup>		1.71		Vdd+0.1	V
Idd	Current consumption in normal mode	50 Hz ODR		11		µA
Idd	Current consumption in normal mode	1 Hz ODR		2		µA
IddLP	Current consumption in low-power mode	50 Hz ODR		6		µA
IddPdn	Current consumption in power-down mode			0.5		µA
VIH	Digital high-level input voltage		0.8*Vdd_IO			V
VIL	Digital low-level input voltage				0.2*Vdd_IO	V
VOH	High-level output voltage		0.9*Vdd_IO			V
VOL	Low-level output voltage				0.1*Vdd_IO	V
BW	System bandwidth <sup>(3)</sup>			ODR/2		Hz
T <sub>op</sub>	Operating temperature range		-40		+85	°C

1. Typical specifications are not guaranteed.
2. It is possible to remove Vdd while maintaining Vdd\_IO without blocking the communication busses. In this condition the measurement chain is powered off.
3. Refer to [Table 26](#) for the ODR value and configuration.

b. The product is factory calibrated at 2.5 V.

c. The product is factory calibrated at 2.5 V. The operational power supply range is from 1.71 V to 3.6 V.

## 2.4 Communication interface characteristics


### 2.4.1 SPI - serial peripheral interface

Subject to general operating conditions for V<sub>dd</sub> and T<sub>op</sub>.

Table 6. SPI slave timing values

Symbol	Parameter	Value <sup>(1)</sup>		Unit
		Min.	Max.	
t <sub>c(SPC)</sub>	SPI clock cycle	100		ns
f <sub>c(SPC)</sub>	SPI clock frequency		10	MHz
t <sub>su(CS)</sub>	CS setup time	6		ns
t <sub>h(CS)</sub>	CS hold time	8		
t <sub>su(SI)</sub>	SDI input setup time	5		
t <sub>h(SI)</sub>	SDI input hold time	15		
t <sub>v(SO)</sub>	SDO valid output time		50	
t <sub>h(SO)</sub>	SDO output hold time	9		
t <sub>dis(SO)</sub>	SDO output disable time		50	

Figure 3. SPI slave timing diagram



Note: Values are guaranteed at 10 MHz clock frequency for SPI with both 4 and 3 wires, based on characterization results, not tested in production.

Measurement points are done at 0.2·V<sub>dd\_IO</sub> and 0.8·V<sub>dd\_IO</sub>, for both the input and output ports.

### 2.4.2 I<sup>2</sup>C - inter-IC control interface


Subject to general operating conditions for V<sub>dd</sub> and T<sub>op</sub>.

Table 7. I<sup>2</sup>C slave timing values

Symbol	Parameter	I <sup>2</sup> C standard mode <sup>(1)</sup>		I <sup>2</sup> C fast mode <sup>(1)</sup>		Unit
		Min.	Max.	Min.	Max.	
f <sub>(SCL)</sub>	SCL clock frequency	0	100	0	400	kHz
t <sub>w(SCLL)</sub>	SCL clock low time	4.7		1.3		μs
t <sub>w(SCLH)</sub>	SCL clock high time	4.0		0.6		
t <sub>su(SDA)</sub>	SDA setup time	250		100		ns
t <sub>h(SDA)</sub>	SDA data hold time	0.01	3.45	0.01	0.9	μs
t <sub>r(SDA)</sub> t <sub>r(SCL)</sub>	SDA and SCL rise time		1000	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300	ns
t <sub>f(SDA)</sub> t <sub>f(SCL)</sub>	SDA and SCL fall time		300	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300	
t <sub>h(ST)</sub>	START condition hold time	4		0.6		μs
t <sub>su(SR)</sub>	Repeated START condition setup time	4.7		0.6		
t <sub>su(SP)</sub>	STOP condition setup time	4		0.6		
t <sub>w(SP:SR)</sub>	Bus free time between STOP and START condition	4.7		1.3		

1. Data based on standard I<sup>2</sup>C protocol requirement, not tested in production.
2. C<sub>b</sub> = total capacitance of one bus line, in pF.

Figure 4. I<sup>2</sup>C slave timing diagram



Note: Measurement points are done at 0.2·V<sub>dd\_IO</sub> and 0.8·V<sub>dd\_IO</sub>, for both ports.



## 2.5 Absolute maximum ratings

Stresses above those listed as “absolute maximum ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**Table 8. Absolute maximum ratings**

Symbol	Ratings	Maximum value	Unit
V <sub>dd</sub>	Supply voltage	-0.3 to 4.8	V
V <sub>dd_IO</sub>	I/O pins supply voltage	-0.3 to 4.8	V
V <sub>in</sub>	Input voltage on any control pin (CS, SCL/SPC, SDA/SDI/SDO, SDO/SA0)	-0.3 to V <sub>dd_IO</sub> +0.3	V
A <sub>POW</sub>	Acceleration (any axis, powered, V <sub>dd</sub> = 2.5 V)	3000 for 0.5 ms	g
		10000 for 0.1 ms	g
A <sub>UNP</sub>	Acceleration (any axis, unpowered)	3000 for 0.5 ms	g
		10000 for 0.1 ms	g
T <sub>OP</sub>	Operating temperature range	-40 to +85	°C
T <sub>STG</sub>	Storage temperature range	-40 to +125	°C
ESD	Electrostatic discharge protection	2 (HBM)	kV

*Note:* Supply voltage on any pin should never exceed 4.8 V.



This device is sensitive to mechanical shock, improper handling can cause permanent damage to the part.



This device is sensitive to electrostatic discharge (ESD), improper handling can cause permanent damage to the part.

## 3 Terminology and functionality

### 3.1 Terminology

#### 3.1.1 Sensitivity

Sensitivity describes the gain of the sensor and can be determined, for example, by applying 1 *g* acceleration to it. As the sensor can measure DC accelerations, this can be done easily by pointing the axis of interest towards the center of the Earth, noting the output value, rotating the sensor by 180 degrees (pointing to the sky) and noting the output value again. By doing so,  $\pm 1$  *g* acceleration is applied to the sensor. Subtracting the larger output value from the smaller one, and dividing the result by 2, leads to the actual sensitivity of the sensor. This value changes very little over temperature and also time. The sensitivity tolerance describes the range of sensitivities of a large population of sensors.

#### 3.1.2 Zero-g level

Zero-g level offset (TyOff) describes the deviation of an actual output signal from the ideal output signal if no acceleration is present. A sensor in a steady-state on a horizontal surface measures 0 *g* on the X-axis and 0 *g* on the Y-axis whereas the Z-axis measures 1 *g*. The output is ideally in the middle of the dynamic range of the sensor (content of OUT registers 00h, data expressed as two's complement number). A deviation from the ideal value in this case is called Zero-g offset. Offset is, to some extent, a result of stress to the MEMS sensor and therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. Offset changes little over temperature, see "Zero-g level change vs. temperature". The Zero-g level tolerance (TyOff) describes the standard deviation of the range of Zero-g levels of a population of sensors.

### 3.2 Functionality

#### 3.2.1 Normal mode, low-power mode

The LIS3DE provides two different operating modes: *normal mode* and *low-power mode*. [Table 9](#) summarizes how to select the operating mode.

**Table 9. Operating mode selection**

CTRL_REG1 [3] (LPen bit)	Operating mode
1	Low-power mode
0	Normal mode

#### 3.2.2 Self-test

The self-test allows the sensor functionality to be checked without moving it. The self-test function is off when the self-test bit (ST) is programmed to '0'. When the self-test bit is programmed to '1', an actuation force is applied to the sensor, simulating a definite input acceleration. In this case the sensor outputs exhibit a change in their DC levels which are related to the selected full scale through the device sensitivity.

When the self-test is activated, the device output level is given by the algebraic sum of the signals produced by the acceleration acting on the sensor and by the electrostatic test-force. If the output signals change within the amplitude specified in [Table 3](#), then the sensor is working properly and the parameters of the interface chip are within the defined specifications.

### 3.2.3 6D / 4D orientation detection

The LIS3DE includes 6D / 4D orientation detection.

**6D / 4D orientation recognition:** In this configuration the interrupt is generated when the device is stable in a known direction. In 4D configuration Z-axis position detection is disabled.

### 3.2.4 Sleep-to-wake and return-to-sleep functions

The LIS3DE can be programmed to automatically switch to low-power mode upon recognition of a determined event. Once the event condition is over, the device returns to the preset normal mode.

To enable this function, the desired threshold value must be stored in the [Act\\_THS \(3Eh\)](#) registers, while the duration value must be written in the [Act\\_DUR \(3Fh\)](#) register.

When the acceleration, which is internally high-pass filtered, becomes lower than the threshold value on all of the three axes, the device automatically switches to low-power mode (10 Hz ODR).

During this condition, the ODRx bits and LPen bit inside [CTRL\\_REG1 \(20h\)](#) are not considered.

Once the acceleration rises above the threshold (at least on one axis), the system restores the operating mode and ODRs as per the [CTRL\\_REG1 \(20h\)](#) and [CTRL\\_REG4 \(23h\)](#) settings.

## 3.3 Sensing element

A proprietary process is used to create a surface micro-machined accelerometer. The technology allows processing suspended silicon structures which are attached to the substrate in a few points called anchors and are free to move in the direction of the sensed acceleration. To be compatible with the traditional packaging techniques, a cap is placed on top of the sensing element to avoid the moving parts from being blocked during the molding phase of the plastic encapsulation.

When an acceleration is applied to the sensor the proof mass displaces from its nominal position, causing an imbalance in the capacitive half bridge. This imbalance is measured using charge integration in response to a voltage pulse applied to the capacitor.

At steady-state the nominal value of the capacitors are a few pF and when an acceleration is applied, the maximum variation of the capacitive load is in the fF range.

### 3.4 IC interface

The complete measurement chain is made up of a low-noise capacitive amplifier which converts the capacitive unbalancing of the MEMS sensor into an analog voltage using an analog-to-digital converter.

The acceleration data may be accessed through an I<sup>2</sup>C/SPI interface, therefore making the device particularly suitable for direct interfacing with a microcontroller.

The LIS3DE features a data-ready signal (DRDY) which indicates when a new set of measured acceleration data is available, therefore simplifying data synchronization in the digital system that uses the device.

The LIS3DE may also be configured to generate an inertial wakeup and free-fall interrupt signal according to a programmed acceleration event along the enabled axes. Both free-fall and wakeup can be available simultaneously on two different pins.

### 3.5 Factory calibration

The IC interface is factory calibrated for sensitivity (So) and Zero-g level (TyOff).

The trimming values are stored inside the device in non-volatile memory. Any time the device is turned on, the trimming parameters are downloaded into the registers to be used during the active operation. This allows the device to be used without further calibration.

### 3.6 FIFO

The LIS3DE contains a 32-level FIFO for each of the three output channels, X, Y and Z. Buffered output allows 4 operation modes: FIFO, Stream, Stream-to-FIFO and Bypass. Where FIFO Bypass mode is activated FIFO is not operating and remains empty. In FIFO mode, data from acceleration detection on the X-, Y-, and Z-axis measurements are stored in FIFO.

### 3.7 Auxiliary ADC

The LIS3DE contains an auxiliary 10-bit ADC with 3 separate dedicated inputs.

### 3.8 Temperature sensor

The LIS3DE is equipped with an internal temperature sensor. Temperature data can be enabled by setting the TEMP\_EN bit of the *TEMP\_CFG\_REG (1Fh)* register to "1".


When the auxiliary ADC and temperature sensor are enabled, the third channel of the ADC is used to digitize the temperature sensor output.

To retrieve the temperature sensor data, the BDU bit on *CTRL\_REG4 (23h)* must be set to "1". Both the OUT\_ADC3\_H and OUT\_ADC3\_L registers must be read.

Temperature data is stored inside OUT\_ADC3\_H as two's complement data, in 8-bit format, left-justified.

## 4 Application hints

Figure 5. LIS3DE electrical connections



The device core is supplied through the Vdd line while the I/O pads are supplied through the Vdd\_IO line. Power supply decoupling capacitors (100 nF ceramic, 10 µF aluminum) should be placed as near as possible to pin 14 of the device (common design practice).

All the voltage and ground supplies must be present at the same time to have proper behavior of the IC (refer to *Figure 5*). It is possible to remove Vdd maintaining Vdd\_IO without blocking the communication bus, in this condition the measurement chain is powered off.

The functionality of the device and the measured acceleration data is selectable and accessible through the I<sup>2</sup>C or SPI interfaces. When using the I<sup>2</sup>C, CS must be tied high.

ADC1, ADC2 and ADC3, if not used, can be left floating or kept connected to Vdd or GND.

The functions, the threshold and the timing of the two interrupt pins (INT1 and INT2) can be completely programmed by the user through the I<sup>2</sup>C/SPI interface.

### 4.1 Soldering information

The LGA package is compliant with the ECOPACK<sup>®</sup>, RoHS and “Green” standards. It is qualified for soldering heat resistance according to JEDEC J-STD-020.

Leave “Pin 1 Indicator” unconnected during soldering.

Land pattern and soldering recommendations are available at [www.st.com](http://www.st.com).

## 5 Digital main blocks

### 5.1 FIFO

The LIS3DE embeds a 32-level data FIFO for each of the three output channels, X, Y and Z. This allows consistent power saving for the system, since the host processor does not need to continuously poll data from the sensor, but it can wake up only when needed and burst the significant data out from the FIFO.

In order to enable the FIFO buffer, the FIFO\_EN bit in [CTRL\\_REG5 \(24h\)](#) must be set to '1'.

This buffer can work according to four different modes: Bypass mode, FIFO mode, Stream mode and Stream-to-FIFO mode. Each mode is selected by the FM [1:0] bits in [FIFO\\_CTRL\\_REG \(2Eh\)](#). Programmable FIFO watermark level, FIFO empty or FIFO overrun events can be enabled to generate dedicated interrupts on the INT1 pin (configuration through [CTRL\\_REG3 \(22h\)](#)).

FIFO\_SRC\_REG (EMPTY) is equal to '1' when all FIFO samples are ready and FIFO is empty.

FIFO\_SRC\_REG (WTM) goes to '1' if a new data is written in the buffer and FIFO\_SRC\_REG (FSS [4:0]) is greater than or equal to FIFO\_CTRL\_REG (FTH [4:0]).  
FIFO\_SRC\_REG (WTM) goes to '0' if reading X, Y, Z data slot from FIFO and FIFO\_SRC\_REG (FSS [4:0]) is less than or equal to FIFO\_CTRL\_REG (FTH [4:0]).  
FIFO\_SRC\_REG (OVRN\_FIFO) is equal to '1' if a FIFO slot is overwritten.

#### 5.1.1 Bypass mode

In Bypass mode the FIFO is not operational and for this reason it remains empty. For each channel only the first address is used. The remaining FIFO levels are empty.

Bypass mode must be used in order to reset the FIFO buffer when a different mode is operating (i.e. FIFO mode).

#### 5.1.2 FIFO mode

In FIFO mode, the buffer continues filling data from the X, Y and Z accelerometer channels until it is full (32 samples set stored). When the FIFO is full, it stops collecting data from the input channels and the FIFO content remains unchanged.

An overrun interrupt can be enabled, INT1\_OVERRUN = '1' in the [CTRL\\_REG3 \(22h\)](#) register, in order to be raised when the FIFO stops collecting data. When overrun interrupt occurs, the first data has been overwritten and the FIFO stops collecting data from the input channels.

At the end of the reading procedure it is necessary to exit Bypass mode in order to reset the FIFO content. After this reset command, it is possible to restart FIFO mode just by selecting the FIFO mode configuration (FM bits) in register [FIFO\\_CTRL\\_REG \(2Eh\)](#).

#### 5.1.3 Stream mode

In Stream mode the FIFO continues filling data from X, Y, and Z accelerometer channels, when the buffer is full (32 samples set stored) the FIFO buffer index restarts from the beginning and older data is replaced by the current. The oldest values continue to be overwritten until a read operation frees FIFO slots.



An overrun interrupt can be enabled, `INT1_OVERRUN = '1'` in the [CTRL\\_REG3 \(22h\)](#) register, in order to read the entire FIFO content at once. If, in the application, it is mandatory not to lose data and it is not possible to read at least one sample for each axis within one ODR period, a watermark interrupt can be enabled in order to read partially the FIFO and leave memory slots free for incoming data.

Setting the `FTH [4:0]` bit in the [FIFO\\_CTRL\\_REG \(2Eh\)](#) register to value `N`, the number of X, Y and Z data samples that should be read at the watermark interrupt rising is up to `(N+1)`.

#### 5.1.4 Stream-to-FIFO mode

In Stream-to-FIFO mode, data from the X, Y and Z accelerometer channels are collected in a combination of Stream mode and FIFO mode; the FIFO buffer starts operating in Stream mode and switches to FIFO mode when the selected interrupt occurs.

The FIFO operating mode changes according to the INT1 pin value if the TR bit is set to '0' in the [FIFO\\_CTRL\\_REG \(2Eh\)](#) register or the INT2 pin value if the TR bit is set to '1' in the [FIFO\\_CTRL\\_REG \(2Eh\)](#) register.

When the interrupt pin is selected and the interrupt event is configured on the related pin, the FIFO operates in Stream mode if the pin value is equal to '0' and it operates in FIFO mode if the pin value is equal to '1'. The switch mode is dynamically performed according to the pin value.

Stream-to-FIFO can be used in order to analyze the sample history that generated an interrupt; the standard operation is to read FIFO content when FIFO mode is triggered and the FIFO buffer is full and stopped.

#### 5.1.5 Retrieving data from FIFO

FIFO reads must start from register 28h.

FIFO X, Y and Z data are read from [OUT\\_X \(29h\)](#), [OUT\\_Y \(2Bh\)](#) and [OUT\\_Z \(2Dh\)](#). When the FIFO is in Stream, Stream-to-FIFO or FIFO mode, a read operation to the [OUT\\_X \(29h\)](#), [OUT\\_Y \(2Bh\)](#) and [OUT\\_Z \(2Dh\)](#) registers provides the data stored in the FIFO. Each time data is read from the FIFO, the oldest X, Y and Z data are placed in the [OUT\\_X \(29h\)](#), [OUT\\_Y \(2Bh\)](#) and [OUT\\_Z \(2Dh\)](#) registers and both single read and `read_burst(d)` operations can be used.

---

d. The read address is automatically updated by the device and rolls back to 0x28 when register 0x2D is reached. In order to read all FIFO levels in a multiple bytes read, 196 bytes (6 output registers by 32 levels) must be read. FIFO reads must start from register 0x28 for output update and 0x2D for FIFO pointer update.

## 6 Digital interfaces

The registers embedded inside the LIS3DE may be accessed through both the I<sup>2</sup>C and SPI serial interfaces. The latter may be SW configured to operate either in 3-wire or 4-wire interface mode.

The serial interfaces are mapped onto the same pads. To select/exploit the I<sup>2</sup>C interface, the CS line must be tied high (i.e. connected to Vdd\_IO).

**Table 10. Serial interface pin description**

Pin name	Pin description
CS	SPI enable I <sup>2</sup> C/SPI mode selection (1: I <sup>2</sup> C mode; 0: SPI enabled)
SCL	I <sup>2</sup> C serial clock (SCL)
SPC	SPI serial port clock (SPC)
SDA	I <sup>2</sup> C serial data (SDA)
SDI	SPI serial data input (SDI)
SDO	3-wire interface serial data output (SDO)
SA0	I <sup>2</sup> C least significant bit of the device address (SA0)
SDO	SPI serial data output (SDO)

### 6.1 I<sup>2</sup>C serial interface

The LIS3DE I<sup>2</sup>C is a bus slave. The I<sup>2</sup>C is employed to write data into registers whose content can also be read back.

The relevant I<sup>2</sup>C terminology is given in the table below.

**Table 11. Serial interface pin description**

Term	Description
Transmitter	The device which sends data to the bus
Receiver	The device which receives data from the bus
Master	The device which initiates a transfer, generates clock signals and terminates a transfer
Slave	The device addressed by the master

There are two signals associated with the I<sup>2</sup>C bus; the serial clock line (SCL) and the serial data line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. Both lines must be connected to Vdd\_IO through an external pull-up resistor. When the bus is free, both lines are high.

The I<sup>2</sup>C interface is compliant with fast mode (400 kHz) I<sup>2</sup>C standards as well as with normal mode.

### 6.1.1 I<sup>2</sup>C operation

The transaction on the bus is started through a START (ST) signal. A START condition is defined as a HIGH-to-LOW transition on the data line while the SCL line is held HIGH. After this has been transmitted by the master, the bus is considered busy. The next byte of data transmitted after the START condition contains the address of the slave in the first 7 bits and the eighth bit tells whether the master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits after a START condition with its address. If they match, the device considers itself addressed by the master.

The slave address (SAD) associated to the LIS3DE is 010100xb. The **SDO/SA0** pad can be used to modify the least significant bit of the device address. If the SA0 pad is connected to a voltage supply, LSB is '1' (address 0101001b) or, if the SA0 pad is connected to ground, the LSB value is '0' (address 0101000b). This solution permits two different accelerometers to be connected and addressed to the same I<sup>2</sup>C lines.

Data transfer with acknowledge is mandatory. The transmitter must release the SDA line during the acknowledge pulse. The receiver must then pull the data line LOW so that it remains stable low during the HIGH period of the acknowledge clock pulse. A receiver which has been addressed is obliged to generate an acknowledge after each byte of data received.

The I<sup>2</sup>C embedded inside the LIS3DE behaves like a slave device and the following protocol must be adhered to. After the START condition (ST) a slave address is sent, once a slave acknowledge (SAK) has been returned, an 8-bit sub-address (SUB) is transmitted: the 7 LSB represent the actual register address while the MSB enables address auto increment. If the MSB of the SUB field is '1', the SUB (register address) is automatically increased to allow multiple data read/write.

The slave address is completed with a Read/Write bit. If the bit is '1' (read), a repeated START (SR) condition must be issued after the two sub-address bytes; if the bit is '0' (write), the master transmits to the slave with direction unchanged. *Table 12* explains how the SAD+Read/Write bit pattern is composed, listing all the possible configurations.

**Table 12. SAD+Read/Write patterns**

Command	SAD[6:1]	SAD[0] = SA0	R/W	SAD+R/W
Read	010100	0	1	01010001 (51h)
Write	010100	0	0	01010000 (50h)
Read	010100	1	1	01010011 (53h)
Write	010100	1	0	01010010 (52h)

**Table 13. Transfer when master is writing one byte to slave**

Master	ST	SAD + W		SUB		DATA		SP
Slave			SAK		SAK		SAK	

Table 14. Transfer when master is writing multiple bytes to slave

Master	ST	SAD + W		SUB		DATA		DATA		SP
Slave			SAK		SAK		SAK		SAK	

Table 15. Transfer when master is receiving (reading) one byte of data from slave

Master	ST	SAD + W		SUB		SR	SAD + R			NMAK	SP
Slave			SAK		SAK			SAK	DATA		

Table 16. Transfer when master is receiving (reading) multiple bytes of data from slave

Master	ST	SAD+W		SUB		SR	SAD+R			MAK		MAK		NMAK	SP
Slave			SAK		SAK			SAK	DATA		DATA		DATA		

Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number of bytes transferred per transfer is unlimited. Data is transferred with the most significant bit (MSB) first. If a receiver can't receive another complete byte of data until it has performed some other function, it can hold the clock line SCL LOW to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for another byte and releases the data line. If a slave receiver doesn't acknowledge the slave address (i.e. it is not able to receive because it is performing some real-time function) the data line must be left HIGH by the slave. The master can then abort the transfer. A LOW-to-HIGH transition on the SDA line while the SCL line is HIGH is defined as a STOP condition. Each data transfer must be terminated by the generation of a STOP (SP) condition.

In order to read multiple bytes, it is necessary to assert the most significant bit of the sub-address field. In other words, SUB(7) must be equal to 1 while SUB(6-0) represents the address of the first register to be read.


In the presented communication format, MAK is master acknowledge and NMAK is no master acknowledge.

## 6.2 SPI bus interface

The LIS3DE SPI is a bus slave. The SPI allows reading from and writing to the registers of the device.

The serial interface interacts with the outside world with 4 wires: **CS**, **SPC**, **SDI** and **SDO**.

Figure 6. Read and write protocol



**CS** is the serial port enable and it is controlled by the SPI master. It goes low at the start of the transmission and goes back high at the end. **SPC** is the serial port clock and it is controlled by the SPI master. It is stopped high when **CS** is high (no transmission). **SDI** and **SDO** are respectively the serial port data input and output. These lines are driven at the falling edge of **SPC** and should be captured at the rising edge of **SPC**.

Both the read register and write register commands are completed in 16 clock pulses or in multiples of 8 in the case of multiple read/write bytes. Bit duration is the time between two falling edges of **SPC**. The first bit (bit 0) starts at the first falling edge of **SPC** after the falling edge of **CS** while the last bit (bit 15, bit 23,...) starts at the last falling edge of **SPC** just before the rising edge of **CS**.

**bit 0:**  $\overline{RW}$  bit. When 0, the data DI(7:0) is written into the device. When 1, the data DO(7:0) from the device is read. In latter case, the chip drives **SDO** at the start of bit 8.

**bit 1:**  $\overline{MS}$  bit. When 0, the address remains unchanged in multiple read/write commands. When 1, the address is auto incremented in multiple read/write commands.

**bit 2-7:** address AD(5:0). This is the address field of the indexed register.

**bit 8-15:** data DI(7:0) (Write mode). This is the data that is written into the device (MSB first).


**bit 8-15:** data DO(7:0) (Read mode). This is the data that is read from the device (MSB first).

In multiple read/write commands further blocks of 8 clock periods are added. When the  $\overline{MS}$  bit is '0', the address used to read/write data remains the same for every block. When the  $\overline{MS}$  bit is '1', the address used to read/write data is increased at every block.

The function and the behavior of **SDI** and **SDO** remain unchanged.

### 6.2.1 SPI read

Figure 7. SPI read protocol



The SPI read command is performed with 16 clock pulses. Multiple byte read command is performed adding blocks of 8 clock pulses at the previous one.

**bit 0:** READ bit. The value is 1.


**bit 1:**  $\overline{MS}$  bit. When 0, does not increment the address; when 1, increments the address in multiple reads.

**bit 2-7:** address AD(5:0). This is the address field of the indexed register.

**bit 8-15:** data DO(7:0) (Read mode). This is the data that is read from the device (MSB first).


**bit 16-...:** data DO(...-8). Further data in a multiple byte read.

**Figure 8. Multiple byte SPI read protocol (2-byte example)**



### 6.2.2 SPI write

**Figure 9. SPI write protocol**



The SPI write command is performed with 16 clock pulses. The multiple byte write command is performed by adding blocks of 8 clock pulses to the previous one.

**bit 0:** WRITE bit. The value is 0.

**bit 1:**  $\overline{MS}$  bit. When 0, does not increment the address; when 1, increments the address in multiple writes.

**bit 2 -7:** address AD(5:0). This is the address field of the indexed register.

**bit 8-15:** data DI(7:0) (Write mode). This is the data that is written inside the device (MSB first).

**bit 16-...:** data DI(...-8). Further data in multiple byte writes.