

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









600V, Triple N-Channel MOSFET with Common Gate Control

DESCRIPTION

The LN60A01 is a three channel, 600V N-Channel, enhancement mode power FET manufactured in MPS's proprietary, high-voltage DMOS technology.

This advanced technology has been especially tailored to minimize the on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. This device is well suited for high efficiency switched mode power supplies and active power factor correction.

The LN60A01 is available in PDIP8 and SOIC8 package.

FEATURES


- 600V Breakdown Voltage
- Three N-Channel MOSFETs
- One Gate control to All Three FETs
- Rds(on)=200Ω at Vgs=10V
- Switching Current>0.1A
- Fast Switching

APPLICATIONS

- High Efficiency AC/DC Adaptor
- Offline Switching Power Supply
- Active Power Factor Correction

"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION



© 2010 MPS. All Rights Reserved.



ORDERING INFORMATION


Part Number*	Package	Top Marking	Free Air Temperature (T _A)
LN60A01EP	PDIP-8	LN60A01E	-20°C to 85°C
Part Number**	Package	Top Marking	Free Air Temperature (T _A)
LN60A01ES	SOIC-8	LN60A01E	-20°C to 85°C

*For RoHS compliant packaging, add suffix –LF (e.g. LN60A01EP–LF)

** For Tape & Reel, add suffix –Z (e.g. LN60A01ES–Z).

For RoHS compliant packaging, add suffix –LF (e.g. LN60A01ES–LF–Z)

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS (1)

Drain-Source Voltage V _{DS}	600V
Gate-Source Voltage V _{GS} Continuous Drain Current ⁽¹⁾ I _D	15V
Pulsed Drain Current (2) I _{DM}	0.4A
Power Dissipation (1)(2) P _D	1.3W
Storage Temperature55°C to +	·150°C

Recommended Operating Conditions

Operating Junct. Temp (T_J)..... -20°C to +125°C

Thermal Resistance (3)	$oldsymbol{ heta}_{\sf JA}$	$oldsymbol{ heta}_{\sf JC}$
SOIC8	90 45	. °C/W
PDIP8	105 45.	.°C/W

Notes:

- 1) Surface Mounted on 1"×1" FR4 Board..
- 2) Pulse width limited by maximum junction temperature.
- 3) Measured on JESD51-7, 4-layer PCB



ELECTRICAL CHARACTERISTICS

 $T_A = +25$ °C, unless otherwise noted.


Parameters	Symbol	Condition	Min	Тур	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	V _{GS} =0V, I _D =30uA		600		٧
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$, $I_{D}=250uA$	0.8	1.0	1.2	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =400V, V _{GS} =0V		15		μA
Drain-Source On-Resistance	r _{DS(on)}	V _{GS} =10V, I _D =10mA		190		Ω
Brain-Source On-Resistance		V _{GS} =5V, I _D =10mA		200		
Switching Parameter						
Turn-On Delay Time	t _(on)	- V _{DS} =350V, I _{DS} =10mA		50		ns
Turn-Off Delay Time	$t_{(off)}$	T VDS-300 V, IDS-10IIIA		3000		1113

PIN FUNCTIONS

Pin Number	Pin Name	Description
1	S1	Source 1
2	S2	Source 2
3	Gate	Gate
4	S3	Source 3
5	GND	Ground
6	D3	Drain 3
7	D2	Drain 2
8	D1	Drain 1




DEVICE CIRCUIT







TYPICAL PERFORMANCE CHARACTERISTICS


T_A =25° C, unless otherwise noted.








Switching ON




Switching OFF







PACKAGE INFORMATION

PDIP-8



TOP VIEW






SIDE VIEW


NOTE:

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH AND WIDTH DO NOT INCLUDE MOLD FLASH, OR PROTRUSIONS.
- 3) DRAWING CONFORMS TO JEDEC MS-001, VARIATION BA.
- 4) DRAWING IS NOT TO SCALE.




PACKAGE INFORMATION







RECOMMENDED LAND PATTERN



FRONT VIEW



SIDE VIEW



DETAIL "A"

NOTE:

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION AA.
- 6) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.