Ehipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

LNBS21

LNB SUPPLY AND CONTROL IC WITH STEP-UP CONVERTER AND I²C INTERFACE

- COMPLETE INTERFACE BETWEEN LNB AND I²C[™] BUS
- BUILT-IN DC/DC CONTROLLER FOR SINGLE 12V SUPPLY OPERATION
- ACCURATE BUILT-IN 22KHz TONE **OSCILLATOR**
- SUITS WIDELY ACCEPTED STANDARDS
- **FAST OSCILLATOR START-UP FACILITATES** DISEqCTM ENCODING
- **BUILT-IN 22KHz TONE DETECTOR** SUPPORTS BI-DIRECTIONAL DISEqC™
- LOOP-THROUGH FUNCTION FOR SLAVE **OPERATION**
- LNB SHORT CIRCUIT PROTECTION AND DIAGNOSTIC
- CABLE LENGTH DIGITAL COMPENSATION
- INTERNAL OVER TEMPERATURE PROTECTION

DESCRIPTION

Intended for analog and digital satellite STB receivers/SatTV, sets/PC cards, the LNBS21 is ε monolithic voltage regulator and interface IC,

assembled in PowerSC-20, specifically designed to provide the power and the 13/18V, 22KHz tone signalling to the LNB obwnconverter in the antenna or to the multiswitch box. In this application field, it offers a complete solution with extremely low component count, low power dissipation together with simple design and I²CTM standard interfacing.

This IC has a built in DC/DC step-up controller that, from a single supply source ranging from 8 to 15V, generates the voltages that let the linear

October 2004 1/21

Receiver (*). When the regulator books are the output is shut-form in a line and the solet be the CHG in the system of the system of the CHG in the System of the Registre is set to HIGH, a controlled to be 13 or 18 V (typ post-regulator to work at a minimum dissipated power. An UnderVoltage Lockout circuit will disable the whole circuit when the supplied V_{CC} drops below a fixed threshold (6.7V typically). The internal 22KHz tone generator is factory trimmed in accordance to the standards, and can be controlled either by the I^2C^{TM} interface or by a dedicated pin (DSQIN) that allows immediate $DISEqCTM$ data encoding (*). All the functions of this IC are controlled via 1^2C^{TM} bus by writing 6 bits on the System Register (SR, 8 bits). The same register can be read back, and two bits will report the diagnostic status. When the IC is put in Stand-by (EN bit LOW), the power blocks are disabled and the loop-through switch between LT1 and LT2 pins is closed, thus leaving all LNB powering and control functions to the Master Receiver (**). When the regulator blocks are active (EN bit HIGH), the output can be logic controlled to be 13 or 18 V (typ.) by mean of the VSEL bit (Voltage SELect) for remote controlling of non-DiSEqC LNBs. Additionally, it is possible to increment by 1V (typ.) the selected voltage value to compensate for the excess voltage drop along the coaxial cable (LLC bit HIGH). In order to minimize the power dissipation, the output voltage of the internal step-up converter is adjusted to allow the linear regulator to work at minimum dropout. Another bit of the SR is addressed to the remote control of non-DiSEqC LNBs: the TEN (Tone ENable) bit. When it is set to HIGH, a continuous 22KHz tone is generated regardless of the DSQIN pin logic status. The TEN bit must be set LOW when the DSQIN pin is used for DiSEqCTM encoding. The fully bi-directional $DISEqCTM$ interfacing is completed by the built-in 22KHz tone detector. Its input pin (DETIN) must be AC coupled to the DiSEqCTM bus, and the extracted PWK data are available on the $DSQO$ J i pin $(*)$. report the diagnosis statute. When the Cis put in Protection either activally is start-by (EN bit LOW), the power blocks are or dynamically by the PCL bit of the SR; when the diasked and the loop-through switch between PC

In order to improve design flexibility and to allow implementation of newcoming LNB remote control standards, an analogic modulation input pin is available (EXTM). An appropriate DC blocking capacitor must be used to couple the modulating signal source to the EXTM pin. When external modulation is not used, the relevant pin can be left open.

The current limitation block has two thresholds that can be selected by the $I_{\rm SF1}$ bit of the SR; the lower threshold is between 650 and 900mA $(I_{\text{SFI}}$ =HIGH), while the higher threshold is between 750 and 1000mA $(I_{\text{SFI}}$ =LOW).

The current protection block is SOA type. This limits the short circuit current (I_{SC}) typically at 300mA with I_{SE} =HIGH and at 400mA with $I_{\rm SFI}$ =LOW when the output port is connected to ground.

It is possible to set the Short Circuit Current protection either statically (simple current clamp) or dynamically by the PCL bit of the SR; when the PCL (Pulsed Current Limiting) bit is set to LOW, the overcurrent protection circuit works dynamically: as soon as an overload is detected, the output is shut-down for a time t_{off} , typically 900ms. Simultaneously the OLF bit of the System Register is set to HIGH. After this time has elapsed, the output is resumed for a time $t_{on}=1/$ 10t_{off} (typ.). At the end of t_{on}, if the overload is still detected, the protection circuit will cycle again through T_{on} and T_{on} . At the end of a full Ton in which מיר כי doad is detected, normal operation is resumed and the OLF bit is reset to LOW. Typical T_{on} : T_{off} time is 990ms and it is determined by an internal timer. This dynamic operation can greatly reduce the power dissipation in short circuit condition, still ensuring excellent power-on start up in most conditions (**).

However, there could be some cases in which an highly capacitive load on the output may cause a difficult start-up when the dynamic protection is chosen. This can be solved by initiating any power start-up in static mode (PCL=HIGH) and then switching to the dynamic mode (PCL=LOW) after a chosen amount of time. When in static mode, the OLF bit goes HIGH when the current clamp limit is reached and returns LOW when the overload condition is cleared.

This IC is also protected against overheating: when the junction temperature exceeds 150°C (typ.), the step-up converter and the linear regulator are shut off, the loop-trough switch is opened, and the OTF bit of the SR is set to HIGH. Normal operation is resumed and the OTF bit is reset to LOW when the junction is cooled down to 140°C (typ.).

É71

^{(*):} External components are needed to comply to bi-directional DiSEqCTM bus hardware requirements. Full compliance of the whole appli-
cation to DiSEqCTM specifications is not implied by the use of this IC.

^{(**):} The current limitation circuit has no effect on the loop-through switch. When EN bit is LOW, the current flowing from LT1 to LT2 must be externally limited.

Table 1: Ordering Codes

Table 2: Absolute Maximum Ratings

Absolute Maximum Ratings are those values beyond which dan.sye to the device may occur. Functional operation under these condition is not implied.

Table 3: Thermal Data

[7]

Table 4: Pin Description

Figure 3: Typical Application Circuit

(*) Set to GND if not used

*) filter to be used according to EUTELSAT recommendation to implement the DiSEqCTM 2.x, not needed if bidirectional DiSEqCTM 2.x is not implemented (see DiSEqC implementation note)

(***) IC2 is a ST Fettky, STS4DNFS30L, that includes both the schottky diode and the N-Channel MosFet, needed for the DC/DC converter, in a So-8 package. It can be replaced by a schottky diode $(STPSL)$ A or similar) and a N-Channel MosFet (STN4NF03L or similar)

I ²C BUS INTERFACE

Data transmission from main u^p to the LNBS21 and viceversa takes place in α gives and viceversa takes place in α bus interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be externally connected).

DATA VALIDITY

As shown in fig. 1, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.

START AND STOP CONDITIONS

As shown in fig.2 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH. A STOP conditions must be sent before each START condition.

Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

ACKNOWLEDGE

The master (μP) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see fig. 3). The peripheral (LNBS21) that acknowledges has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse. The peripheral which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer. The LNBS21 won't generate the acknowledge if the V_{CC} supply is below the Undervoltage Lockout threshold (6.7V typ.).

TRANSMISSION WITHOUT ACKNOWLEDGE

Avoiding to detect the acknowledge of the LNBS21, the μ P can use a simpler transmission:

BYTE FORMAT <u>[7]</u>

simply it waits one clock without checking the slave acknowledging, and sends the new data.

This approach of course is less protected from misworking and decreases the noise immunity.

Figure 4: Data Validity On The I2C Bus

Figure 5: Timing Diagram On I2C Bus

LNBS1 SOFTWARE DESCRIPTION

INTERFACE PROTOCOL

The interface protocol comprises:

- A start condition (S)

- A chip address byte = hex $10/11$ (the LSB bit determines read(=1)/write(=0) transmission)

- A sequence of data (1 byte + acknowledge)
- A stop condition (P)

S= Start

P= Stop R/W= Read/Write

SYSTEM REGISTER (SR, 1 BYTE)

R,W= read and write bit R= Read-only bit

All bits reset to 0 at Power-On

TRANSMITTED DATA (I²C BUS WRITE MODE)

When the R/W bit in the chip address is set to 0, the main µP can write on the System Register (SR) of the LNBS21 via I^2C bus. Only 6 bits out of the 8 available can be written by the µP, since the remaining 2 are left to the diagnostic flags, and are read-only.

= don't care.

Values are typical unless otherwise specified

RECEIVED DATA (I²C bus READ MODE)

The LNBS21 can provide to the Master a copy of the SYSTEM REGISTER information via ¹²C bus in read mode. The read mode is Master activated by sending the chip address with R/W bit set to 1. At the following master generated clocks bits, the LNBS21 issues a byte on the SDA data bus line (MSB transmitted first).

At the ninth clock bit the MCU master can:

- acknowledge the reception, starting in this way the transmission of another byte from the LNBS21;

- no acknowledge, stopping the read mode communication.

While the whole register is read back by the μP , only the two read-only bits OLF and OTF convey diagnostic informations about the LNBS21.

<u>[7]</u>

Values are typical unless otherwise specified

POWER-ON ²C INTERFACE RESET

The I^2C interface built in the LNBS21 is automatically reset at power-on. As long as the V_{CC} stays be-low the UnderVoltage Lockout threshold (6.7V typ.), the interface will not respond to any I²C command and the System Register (SR) is initialized to all zeroes, thus keeping the power blocks disabled. Once the V_{CC} rises above 7.3V, the I²C interface becomes operative and the SR can be configured by the main μ P. This is due to About 500mV of hysteresis provided in the UVL threshold to avoid false retriggering of the Power-On reset circuit.

DISEqCTM IMPLEMENTATION

7.9.V, the PC interface becomes operative and the has to be 15chm at 22KHz dropping to zero of
SR can be configured by the main µP. This is due
to habut 500mV of hysteresis provided in the UVL
prophenels. This can be a The LNBS21 helps the system designer to implement the bi-directional (2.x) DiSEqC protocol by allowing an easy PWK modulation/ demodulation of the 22KHz carrier. The PWK data are exchanged between the LNBS21 and the main μ P using logic levels that are compatible with both 3.3 and 5V microcontrollers. This data exchange is made through two dedicated pins, DSQIN and DSQOUT, in order to maintain the timing relationships between the PWK data and the PWK modulation as accurate as possible. These two pins should be directly connected to two I/O pins of the μ P, thus leaving to the resident firmware the task of encoding and decoding the Voc. stays be lower than the UnderWollage Used in the system designer should also take in the CFI of the UnderWollage Used in the UnderWollage Used in the system Register on the base hardware requirements,

The UnderWolla

PWK data in accordance to the DiSEqC protocol. Full compliance of the system to the specification is thus not implied by the bare use of the LNBS21.

The system designer should also take in consideration the bus hardware requirements. that include the source impedance of the Mc ster Transmitter measured at 22KHz. To limit the attenuation at carrier frequency, this impedance has to be 15ohm at 22KHz, dropping to zero ohm at DC to allow the power flow towards the peripherals. This can be simply accomplished by the LR termination put on the OUT pin of the LNBS, as shown in the Typical Application Circuit on page 5.

Unidirectional (1.x) DiSEqC and non-DiSEqC sy stems normally don't need this termination, and the OUT pin can be directly connected to the LNB supply port of the Tuner. There is also no need of Tone Decoding, thus, it is recommended to connect the DETIN and DSQOUT pins to ground to avoid EMI.

ADDRESS PIN

Connecting this pin to GND the Chip I^2C interface address is 0001000, but, it is possible to choice among 4 different addresses simply setting this pin at 4 fixed voltage levels (see table on page 10).

Ayy

Table 5: Electrical Characteristics For LNBS Series (T^J = 0 to 85°C, EN=1, LLC=0, TEN=0, ISEL=0, PCL=0, DSQIN=0, V_{IN} =12V, I_{OUT} =50mA, unless otherwise specified. See software description section

	Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
	V _{IN}	Supply Voltage	I_{Ω} = 750 mA TEN=VSEL=LLC=1		8		15	v
	V _{LT1}	LT1 Input Voltage				20	v	
	^I IN	Supply Current	I_{Ω} = 0mA TEN=VSEL=LLC=1	$EN=1$		20	40	mA
				$EN=0$		2.5	5	mA
	$V_{\rm O}$	Output Voltage	I_{Ω} = 750 mA VSEL=1	$LLC=0$	17.3	18	18.7	
				$LLC=1$		19		v
	$V_{\rm O}$	Output Voltage	I_{Ω} = 750 mA VSEL=0	$LLC=0$	12.5	13	13.5	v
				$LLC=1$		14		

for I2C access to the system register)

Table 7: I²C Electrical Characteristics (T_J = 0 to 85°C, V_{IN}=12V)

Table 8: Address Pin Characteristics (T $_J$ = 0 to 85°C, V_{IN}=12V)

Figure 7: Test Circuit

<code>TYPICAL</code> CHARACTERISTICS (unless otherwise specified T $_{\rm j}$ = 25°C)</code>

Figure 8: Output Voltage vs Temperature

Figure 10: Line Regulation vs Temperature

Figure 11: Line Regulation vs Temperature

Figure 12: Load Regulation vs Temperature

Figure 13: Load Regulation vs Temperature

CS10600 SUPPLY (mA) 7 6 5 $V_{cc} = 12V$
EN=0 $\overline{4}$ 3

Figure 14: Supply Current vs Temperature

Figure 16: Dynamic Overload Protection ON Time vs Temperature

Figure 17: Dynamic Overload Protection OFF Time vs Temperature

Figure 18: Output Current Limiting vs Temperature

Lyt

CS10660 f_{TONE}
(kHz) $V_{\text{CC}} = 12V$ 24.0 I_0 =50mA 23.5 23.0 22.5 22.0

Figure 20: Tone Frequency vs Temperature

Figure 22: Tune Duty Cycle vs Temperature

47

Figure 23: Tone Rise Time vs Temperature

Figure 24: Tone Fall Time vs Temperature

Figure 26: Loopthrought Switch Drop Voltage vs **Temperature**

Figure 27: Loopthrought Switch Drop Voltage vs Loopthrought Current

Figure 28: Loor throught Switch Drop Voltage vs Loopthrought Current

Figure 29: DSQOUT Pin Logic Low vs **Temperature**

Figure 30: Undervoltage Lockout Threshold vs Temperature

É71

Figure 32: DC/DC Converter Efficiency vs **Temperature**

Figure 33: Current Limit Sense vs Temperature

Figure 34: 22kHz Tone

57

Figure 35: DSQIN Tone Enable Transient Response

Figure 36: DSQIN Tone Enable Transient Response

Figure 37: DSQIN Tone Disable Transient Response

Figure 38: Output Voltage Transient Response from 13V to 18V

TERMAL DESIGN NOTES

TERMAL DESIGN NOTES

During normal operation, this device dissipates area can be the inner GNE layer of a multi-layem

some power. At maximum rated output current PCB, or, in a dual layer PCB, an unbroken GA

(500mA), t During normal operation, this device dissipates some power. At maximum rated output current (500mA), the voltage drop on the linear regulator lead to a total dissipated power that is of about 1.7W. The heat generated requires a suitable heatsink to keep the junction temperature below the overtemperature protection threshold. Assuming a 40°C temperature inside the Set-Top-Box case, the total Rthj-amb has to be less than 50°C/W. **EXERCTS - EXECTS - THE CONSULTER CONSULT THE SOLECT CONSULTER CONSULTE**

While this can be easily achieved using a through-hole power package that can be attached to a small heatsink or to the metallic traine of the receiver, a surface mount power package must rely on PCB solutions whose thermal efficiency is often limited. The simplest solution is to use a large, continuous copper area of the GND layer to dissipate the heat coming from the IC body.

The SO-20 package of this IC has 4 GND pins that are not just intended for electrical GND connection, but also to provide a low thermal resistance path between the silicon chip and the PCB heatsink. Given an Rthj-c equal to 15°C/W, a maximum of 35°C/W are left to the PCB heatsink. This figure is achieved if a minimum of 25cm² copper area is placed just below the IC body. This **Figure 39:** Output Voltage Transient Response from 13V to 18V

area can be the inner GNL layer of a multi-layer PCB, or, in a dual layer PCB, an unbroken GND area even on the opposite side where the IC is placed. In both cases, the thermal path between the IC GND \mathbf{L} instead the dissipating copper area must ϵ in bit a low thermal resistance.

In figure 40, it is shown a suggested layout for the SO-20 package with a dual layer PCB, where the IC Ground pins and the square dissipating area are thermally connected through 32 vias holes, filled by solder. This arrangement, when L=50mm, achieves an Rthc-a of about 25°C/W.

Different layouts are possible, too. Basic principles, however, suggest to keep the IC and its ground pins approximately in the middle of the dissipating area; to provide as many vias as possible; to design a dissipating area having a shape as square as possible and not interrupted by other copper traces.

Due to presence of an exposed pad connected to GND below the IC body, the PowerSO-20 package has a Rthj-c much lower than the SO-20, only 2°C/W. As a result, much lower copper area must be provided to dissipate the same power and minimum of 12cm² copper area is enough, see figure 41.

É71

57

PowerSO-20 MECHANICAL DATA

(1) "D and E1" do not include mold flash or protusions - Mold flash or protusions shall not exceed 0.15mm (0.006")

 $\sqrt{27}$

Tape & Reel PowerSO-20 MECHANICAL DATA

Table 9: Revision History

Obsolete Product(s) - Obsolete Product(s)
Obsolete Product(s) - Obsolete Product(s)
Obsolete Product(s)

Obsolete Product(s) - Obsolete Product(s)

57

 $\begin{array}{c}\n\text{DOS} \\
\text{DOS} \\
\text$ Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. Obsolete Product(s) - Obsolete Product(s)

The ST logo is a registered trademark of STMicroelectronics

All other names are the property of their respective owners

© 2004 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America **www.st.com**