imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





32-bit ARM Cortex-M3 microcontroller; up to 32 kB flash and 8 kB SRAM; USB device

Rev. 5 — 6 June 2012

Product data sheet

1. General description

The LPC1311/13/42/43 are ARM Cortex-M3 based microcontrollers for embedded applications featuring a high level of integration and low power consumption. The ARM Cortex-M3 is a next generation core that offers system enhancements such as enhanced debug features and a higher level of support block integration.

The LPC1311/13/42/43 operate at CPU frequencies of up to 72 MHz. The ARM Cortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals. The ARM Cortex-M3 CPU also includes an internal prefetch unit that supports speculative branching.

The peripheral complement of the LPC1311/13/42/43 includes up to 32 kB of flash memory, up to 8 kB of data memory, USB Device (LPC1342/43 only), one Fast-mode Plus I²C-bus interface, one UART, four general purpose timers, and up to 42 general purpose I/O pins.

Remark: The LPC1311/13/42/43 series consists of the LPC1300 series (parts LPC1311/13/42/43) and the LPC1300L series (parts LPC1311/01 and LPC1313/01). The LPC1300L series features the following enhancements over the LPC1300 series:

- Power profiles with lower power consumption in Active and Sleep modes.
- Four levels for BOD forced reset.
- Second SSP controller (LPC1313FBD48/01 only).
- Windowed Watchdog Timer (WWDT).
- Internal pull-up resistors pull up pins to full V_{DD} level.
- Programmable pseudo open-drain mode for GPIO pins.

2. Features and benefits

- ARM Cortex-M3 processor, running at frequencies of up to 72 MHz.
- ARM Cortex-M3 built-in Nested Vectored Interrupt Controller (NVIC).
- 32 kB (LPC1343/13)/16 kB (LPC1342)/8 kB (LPC1311) on-chip flash programming memory.
- 8 kB (LPC1343/13)/4 kB (LPC1342/11) SRAM.
- In-System Programming (ISP) and In-Application Programming (IAP) via on-chip bootloader software.
- Selectable boot-up: UART or USB (USB on LPC1342/43 only).
- On LPC1342/43: USB MSC and HID on-chip drivers.



32-bit ARM Cortex-M3 microcontroller

- Serial interfaces:
 - USB 2.0 full-speed device controller with on-chip PHY for device (LPC1342/43 only).
 - UART with fractional baud rate generation, modem, internal FIFO, and RS-485/EIA-485 support.
 - SSP controller with FIFO and multi-protocol capabilities.
 - Additional SSP controller on LPC1313FBD48/01.
 - I²C-bus interface supporting full I²C-bus specification and Fast-mode Plus with a data rate of 1 Mbit/s with multiple address recognition and monitor mode.
- Other peripherals:
 - Up to 42 General Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors.
 - Four general purpose counter/timers with a total of four capture inputs and 13 match outputs.
 - Programmable WatchDog Timer (WDT).
 - Programmable Windowed Watchdog Timer (WWDT) on LPC1311/01 and LPC1313/01.
 - System tick timer.
- Serial Wire Debug and Serial Wire Trace port.
- High-current output driver (20 mA) on one pin.
- High-current sink drivers (20 mA) on two I²C-bus pins in Fast-mode Plus.
- Integrated PMU (Power Management Unit) to minimize power consumption during Sleep, Deep-sleep, and Deep power-down modes.
- Power profiles residing in boot ROM allowing to optimize performance and minimize power consumption for any given application through one simple function call. (LPC1300L series, on LPC1311/01 and LPC1313/01 only.)
- Three reduced power modes: Sleep, Deep-sleep, and Deep power-down.
- Single power supply (2.0 V to 3.6 V).
- 10-bit ADC with input multiplexing among 8 pins.
- GPIO pins can be used as edge and level sensitive interrupt sources.
- Clock output function with divider that can reflect the system oscillator clock, IRC clock, CPU clock, or the watchdog clock.
- Processor wake-up from Deep-sleep mode via a dedicated start logic using up to 40 of the functional pins.
- Brownout detect with four separate thresholds for interrupt and one threshold for forced reset (four thresholds for forced reset on the LPC1311/01 and LPC1313/01 parts).
- Power-On Reset (POR).
- Integrated oscillator with an operating range of 1 MHz to 25 MHz.
- 12 MHz internal RC oscillator trimmed to 1 % accuracy over the entire temperature and voltage range that can optionally be used as a system clock.
- Programmable watchdog oscillator with a frequency range of 7.8 kHz to 1.8 MHz.
- System PLL allows CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. May be run from the system oscillator or the internal RC oscillator.
- For USB (LPC1342/43), a second, dedicated PLL is provided.
- Code Read Protection (CRP) with different security levels.

32-bit ARM Cortex-M3 microcontroller

- Unique device serial number for identification.
- Available as 48-pin LQFP package and 33-pin HVQFN package.

3. Applications

- eMetering
- Lighting
- Alarm systems
- White goods

4. Ordering information

| Table 1. Ordering | information | | |
|-------------------|-------------|-------------------------------------------------------------------------------------------------------------------------|----------|
| Type number | Package | | |
| | Name | Description | Version |
| LPC1311FHN33 | HVQFN33 | HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm | n/a |
| LPC1311FHN33/01 | HVQFN33 | HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm | n/a |
| LPC1313FHN33 | HVQFN33 | HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm | n/a |
| LPC1313FHN33/01 | HVQFN33 | HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm | n/a |
| LPC1313FBD48 | LQFP48 | LQFP48: plastic low profile quad flat package; 48 leads; body $7\times7\times$ 1.4 mm | SOT313-2 |
| LPC1313FBD48/01 | LQFP48 | LQFP48: plastic low profile quad flat package; 48 leads; body $7\times7\times$ 1.4 mm | SOT313-2 |
| LPC1342FHN33 | HVQFN33 | HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm | n/a |
| LPC1342FBD48 | LQFP48 | LQFP48: plastic low profile quad flat package; 48 leads; body $7\times7\times$ 1.4 mm | SOT313-2 |
| LPC1343FHN33 | HVQFN33 | HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm | n/a |
| LPC1343FBD48 | LQFP48 | LQFP48: plastic low profile quad flat package; 48 leads; body $7\times7\times$ 1.4 mm | SOT313-2 |

4.1 Ordering options

Table 2. Ordering options for LPC1311/13/42/43

| Type number | Flash | Total SRAM | USB | Power profiles | UART RS-485 | l ² C/ Fast+ | SSP | ADC channels | Pins | Package |
|-----------------|-------|---------------|-----|-------------------|----------------|----------------------------|-----|-----------------|------|---------|
| LPC1311FHN33 | 8 kB | 4 kB | - | no | 1 | 1 | 1 | 8 | 33 | HVQFN33 |
| LPC1311FHN33/01 | 8 kB | 4 kB | - | yes | 1 | 1 | 1 | 8 | 33 | HVQFN33 |
| LPC1313FHN33 | 32 kB | 8 kB | - | no | 1 | 1 | 1 | 8 | 33 | HVQFN33 |
| LPC1313FHN33/01 | 32 kB | 8 kB | - | yes | 1 | 1 | 1 | 8 | 33 | HVQFN33 |
| LPC1313FBD48 | 32 kB | 8 kB | - | no | 1 | 1 | 1 | 8 | 48 | LQFP48 |
| LPC1313FBD48/01 | 32 kB | 8 kB | - | yes | 1 | 1 | 2 | 8 | 48 | LQFP48 |

LPC1311_13_42_43

32-bit ARM Cortex-M3 microcontroller

| Type number | Flash | Total SRAM | USB | Power profiles | UART RS-485 | I²C/ Fast+ | SSP | ADC channels | Pins | Package |
|--------------|-------|---------------|--------|-------------------|----------------|---------------|-----|-----------------|------|---------|
| LPC1342FHN33 | 16 kB | 4 kB | Device | no | 1 | 1 | 1 | 8 | 33 | HVQFN33 |
| LPC1342FBD48 | 16 kB | 4 kB | Device | no | 1 | 1 | 1 | 8 | 48 | LQFP48 |
| LPC1343FHN33 | 32 kB | 8 kB | Device | no | 1 | 1 | 1 | 8 | 33 | HVQFN33 |
| LPC1343FBD48 | 32 kB | 8 kB | Device | no | 1 | 1 | 1 | 8 | 48 | LQFP48 |

Table 2. Ordering options for LPC1311/13/42/43 ...continued

32-bit ARM Cortex-M3 microcontroller

5. Block diagram





32-bit ARM Cortex-M3 microcontroller

6. Pinning information

6.1 Pinning



LPC1311/13/42/43

32-bit ARM Cortex-M3 microcontroller



LPC1311/13/42/43

32-bit ARM Cortex-M3 microcontroller



32-bit ARM Cortex-M3 microcontroller



LPC1311_13_42_43
Product data sheet

32-bit ARM Cortex-M3 microcontroller

6.2 Pin description

| Table 3. LPC1313/42 | 43 LC | FP48 pi | in desc | ription | table | | |
|-----------------------------------------------|--------------------------|-------------------------|---------|-----------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|
| Symbol | Pin | Start logic input | Туре | Reset state [1] | Description | | |
| RESET/PIO0_0 | 3 <u>[2]</u> | yes | I | I; PU | RESET — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. | | |
| | | | I/O | - | PIO0_0 — General purpose digital input/output pin with 10 ns glitch filter. | | |
| PIO0_1/CLKOUT/ CT32B0_MAT2/ USB_FTOGGLE | 4 <u>[3]</u> | yes | I/O | I; PU | PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler or the USB device enumeration (USB on LPC1342/43 only, see description of PIO0_3). | | |
| | | | 0 | - | CLKOUT — Clockout pin. | | |
| | | | 0 | - | CT32B0_MAT2 — Match output 2 for 32-bit timer 0. | | |
| | | | 0 | - | USB_FTOGGLE — USB 1 ms Start-of-Frame signal (LPC1342/43 only). | | |
| PIO0_2/SSEL0/ | 10 <mark>[3]</mark> | yes | I/O | I; PU | PIO0_2 — General purpose digital input/output pin. | | |
| CT16B0_CAP0 | | | I/O | - | SSEL0 — Slave select for SSP0. | | |
| | | | I | - | CT16B0_CAP0 — Capture input 0 for 16-bit timer 0. | | |
| PIO0_3/USB_VBUS | 14 <u>^[3]</u> | yes | I/O | I; PU | PIO0_3 — General purpose digital input/output pin. LPC1342/43 only: A LOW level on this pin during reset starts the ISP command handler, a HIGH level starts the USB device enumeration. | | |
| | | | I | - | USB_VBUS — Monitors the presence of USB bus power (LPC1342/43 only). | | |
| PIO0_4/SCL | 15 <mark>[4]</mark> | yes | I/O | I; IA | PIO0_4 — General purpose digital input/output pin (open-drain). | | |
| | | | I/O | - | SCL — I ² C-bus clock input/output (open-drain). High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register. | | |
| PIO0_5/SDA | 16 <mark>4]</mark> | yes | I/O | I; IA | PIO0_5 — General purpose digital input/output pin (open-drain). | | |
| | | | I/O | - | SDA — I ² C-bus data input/output (open-drain). High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register. | | |
| PIO0_6/ | 22 <mark>3</mark> | yes | I/O | I; PU | PIO0_6 — General purpose digital input/output pin. | | |
| USB_CONNECT/ SCK0 | | | 0 | - | USB_CONNECT — Signal used to switch an external 1.5 k Ω resistor under software control. Used with the SoftConnect USB feature (LPC1342/43 only). | | |
| | | | I/O | - | SCK0 — Serial clock for SSP0. | | |
| PIO0_7/CTS | 23 <mark>[3]</mark> | yes | I/O | I; PU | PIO0_7 — General purpose digital input/output pin (high-current output driver). | | |
| | | | I | - | CTS — Clear To Send input for UART. | | |
| PIO0_8/MISO0/ | 27 <mark>3</mark> | yes | I/O | I; PU | PIO0_8 — General purpose digital input/output pin. | | |
| CT16B0_MAT0 | | | I/O | - | MISO0 — Master In Slave Out for SSP0. | | |
| | | | 0 | - | CT16B0_MAT0 — Match output 0 for 16-bit timer 0. | | |

32-bit ARM Cortex-M3 microcontroller

| Symbol | Pin | Start logic input | Туре | Reset state [1] | Description |
|-------------------------------|---------------------|-------------------------|------|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PIO0_9/MOSI0/ | 28 <mark>3</mark> | yes | I/O | I; PU | PIO0_9 — General purpose digital input/output pin. |
| CT16B0_MAT1/ | | | I/O | - | MOSI0 — Master Out Slave In for SSP0. |
| SWO | | | 0 | - | CT16B0_MAT1 — Match output 1 for 16-bit timer 0. |
| | | | 0 | - | SWO — Serial wire trace output. |
| SWCLK/PIO0_10/ | 29 <mark>[3]</mark> | yes | I | I; PU | SWCLK — Serial wire clock. |
| SCK0/CT16B0_MAT2 | | | I/O | - | PIO0_10 — General purpose digital input/output pin. |
| | | | I/O | - | SCK0 — Serial clock for SSP0. |
| | | | 0 | - | CT16B0_MAT2 — Match output 2 for 16-bit timer 0. |
| R/PIO0_11/ AD0/CT32B0_MAT3 | 32 <mark>[5]</mark> | yes | - | I; PU | ${\bf R}$ — Reserved. Configure for an alternate function in the IOCONFIG block. |
| | | | I/O | - | PIO0_11 — General purpose digital input/output pin. |
| | | | I | - | AD0 — A/D converter, input 0. |
| | | | 0 | - | CT32B0_MAT3 — Match output 3 for 32-bit timer 0. |
| R/PIO1_0/ AD1/CT32B1_CAP0 | 33 <mark>5</mark> | yes | - | I; PU | R — Reserved. Configure for an alternate function in the IOCONFIG block. |
| | | | I/O | - | PIO1_0 — General purpose digital input/output pin. |
| | | | I | - | AD1 — A/D converter, input 1. |
| | | | I | - | CT32B1_CAP0 — Capture input 0 for 32-bit timer 1. |
| R/PIO1_1/ AD2/CT32B1_MAT0 | 34 <u>5</u> | yes | - | I; PU | R — Reserved. Configure for an alternate function in the IOCONFIG block. |
| | | | I/O | - | PIO1_1 — General purpose digital input/output pin. |
| | | | I | - | AD2 — A/D converter, input 2. |
| | | | 0 | - | CT32B1_MAT0 — Match output 0 for 32-bit timer 1. |
| R/PIO1_2/ AD3/CT32B1_MAT1 | 35 <mark>5</mark> | yes | - | I; PU | R — Reserved. Configure for an alternate function in the IOCONFIG block. |
| | | | I/O | - | PIO1_2 — General purpose digital input/output pin. |
| | | | I | - | AD3 — A/D converter, input 3. |
| | | | 0 | - | CT32B1_MAT1 — Match output 1 for 32-bit timer 1. |
| SWDIO/PIO1_3/ | 39 <mark>[5]</mark> | yes | I/O | I; PU | SWDIO — Serial wire debug input/output. |
| AD4/ CT32B1_MAT2 | | | I/O | - | PIO1_3 — General purpose digital input/output pin. |
| | | | I | - | AD4 — A/D converter, input 4. |
| | | | 0 | - | CT32B1_MAT2 — Match output 2 for 32-bit timer 1. |
| PIO1_4/AD5/ CT32B1_MAT3/ | 40 <mark>5</mark> | yes | I/O | I; PU | PIO1_4 — General purpose digital input/output pin. |
| WAKEUP | | | I | - | AD5 — A/D converter, input 5. |
| | | | 0 | - | CT32B1_MAT3 — Match output 3 for 32-bit timer 1. |
| | | | I | - | WAKEUP — Deep power-down mode wake-up pin with 20 ns glitch filter. This pin must be pulled HIGH externally to enter Deep power-down mode and pulled LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part. |

Table 3. LPC1313/42/43 LQFP48 pin description table ...continued

LPC1311/13/42/43

32-bit ARM Cortex-M3 microcontroller

| Symbol | Pin | Start logic input | Туре | Reset state [1] | Description |
|--------------------|--------------------------|-------------------------|------|-----------------------|-----------------------------------------------------------------------------|
| PIO1_5/RTS/ | 45 <mark>3</mark> | yes | I/O | I; PU | PIO1_5 — General purpose digital input/output pin. |
| CT32B0_CAP0 | | | 0 | - | RTS — Request To Send output for UART. |
| | | | I | - | CT32B0_CAP0 — Capture input 0 for 32-bit timer 0. |
| PIO1_6/RXD/ | 46 <mark>3</mark> | yes | I/O | I; PU | PIO1_6 — General purpose digital input/output pin. |
| CT32B0_MAT0 | | | I | - | RXD — Receiver input for UART. |
| | | | 0 | - | CT32B0_MAT0 — Match output 0 for 32-bit timer 0. |
| PIO1_7/TXD/ | 47 <mark>[3]</mark> | yes | I/O | I; PU | PIO1_7 — General purpose digital input/output pin. |
| CT32B0_MAT1 | | | 0 | - | TXD — Transmitter output for UART. |
| | | | 0 | - | CT32B0_MAT1 — Match output 1 for 32-bit timer 0. |
| PIO1_8/CT16B1_CAP0 | 9 <mark>[3]</mark> | yes | I/O | I; PU | PIO1_8 — General purpose digital input/output pin. |
| | | | I | - | CT16B1_CAP0 — Capture input 0 for 16-bit timer 1. |
| PIO1_9/CT16B1_MAT0 | 17 <mark>[3]</mark> | yes | I/O | I; PU | PIO1_9 — General purpose digital input/output pin. |
| | | | 0 | - | CT16B1_MAT0 — Match output 0 for 16-bit timer 1. |
| PIO1_10/AD6/ | 30 <mark>5</mark> | yes | I/O | I; PU | PIO1_10 — General purpose digital input/output pin. |
| CT16B1_MAT1 | | | I | - | AD6 — A/D converter, input 6. |
| | | | 0 | - | CT16B1_MAT1 — Match output 1 for 16-bit timer 1. |
| PIO1_11/AD7 | 42 <mark>5</mark> | yes | I/O | I; PU | PIO1_11 — General purpose digital input/output pin. |
| | | | I | - | AD7 — A/D converter, input 7. |
| PIO2_0/DTR/SSEL1 | 2 <mark>[3]</mark> | yes | I/O | I; PU | PIO2_0 — General purpose digital input/output pin. |
| | | | 0 | - | DTR — Data Terminal Ready output for UART. |
| | | | I/O | - | SSEL1 — Slave Select for SSP1 (LPC1313FBD48/01 only). |
| PIO2_1/DSR/SCK1 | 13 <mark>3</mark> | yes | I/O | I; PU | PIO2_1 — General purpose digital input/output pin. |
| | | | I | - | DSR — Data Set Ready input for UART. |
| | | | I/O | - | SCK1 — Serial clock for SSP1 (LPC1313FBD48/01 only). |
| PIO2_2/DCD/MISO1 | 26 <mark>3</mark> | yes | I/O | I; PU | PIO2_2 — General purpose digital input/output pin. |
| | | | I | - | DCD — Data Carrier Detect input for UART. |
| | | | I/O | - | MISO1 — Master In Slave Out for SSP1 (LPC1313FBD48/01 only). |
| PIO2_3/RI/MOSI1 | 38 <mark>3</mark> | yes | I/O | I; PU | PIO2_3 — General purpose digital input/output pin. |
| | | | I | - | RI — Ring Indicator input for UART. |
| | | | I/O | - | MOSI1 — Master Out Slave In for SSP1 (LPC1313FBD48/01 only). |
| PIO2_4 | 18 <mark>3</mark> | yes | I/O | I; PU | PIO2_4 — General purpose digital input/output pin (LPC1342/43 only). |
| PIO2_4 | 19 <mark>3</mark> | yes | I/O | I; PU | PIO2_4 — General purpose digital input/output pin (LPC1313 only). |
| PIO2_5 | 21 <mark>3</mark> | yes | I/O | I; PU | PIO2_5 — General purpose digital input/output pin (LPC1342/43 only). |
| PIO2_5 | 20 <mark>[3]</mark> | yes | I/O | I; PU | PIO2_5 — General purpose digital input/output pin (LPC1313 only). |
| PIO2_6 | 1 <u>[3]</u> | yes | I/O | I; PU | PIO2_6 — General purpose digital input/output pin. |
| PIO2_7 | 11 <u>[3]</u> | yes | I/O | I; PU | PIO2_7 — General purpose digital input/output pin. |
| PIO2_8 | 12 <mark>[3]</mark> | yes | I/O | I; PU | PIO2_8 — General purpose digital input/output pin. |
| PIO2_9 | 24 <u>^[3]</u> | yes | I/O | I; PU | PIO2_9 — General purpose digital input/output pin. |

Table 3. LPC1313/42/43 LQFP48 pin description table ...continued

Product data sheet

32-bit ARM Cortex-M3 microcontroller

| Symbol | Pin | Start logic input | Туре | Reset state [1] | Description |
|-----------------|---------------------|-------------------------|------|-----------------------|-------------------------------------------------------------------------------------------------------------------------|
| PIO2_10 | 25 <mark>3</mark> | yes | I/O | I; PU | PIO2_10 — General purpose digital input/output pin. |
| PIO2_11/SCK0 | 31 <mark>3</mark> | yes | I/O | I; PU | PIO2_11 — General purpose digital input/output pin. |
| | | | I/O | - | SCK0 — Serial clock for SSP0. |
| PIO3_0/DTR | 36 <mark>[3]</mark> | yes | I/O | I; PU | PIO3_0 — General purpose digital input/output pin. |
| | | | 0 | - | DTR — Data Terminal Ready output for UART (LPC1311/01 and LPC1313/01 only). |
| PIO3_1/DSR | 37 <mark>[3]</mark> | yes | I/O | I; PU | PIO3_1 — General purpose digital input/output pin. |
| | | | I | - | DSR — Data Set Ready input for UART (LPC1311/01 and LPC1313/01 only). |
| PIO3_2/DCD | 43 <mark>3</mark> | yes | I/O | I; PU | PIO3_2 — General purpose digital input/output pin. |
| | | | I | - | DCD — Data Carrier Detect input for UART (LPC1311/01 and LPC1313/01 only). |
| PIO3_3/RI | 48 <mark>[3]</mark> | yes | I/O | I; PU | PIO3_3 — General purpose digital input/output pin. |
| | | | I | - | RI — Ring Indicator input for UART (LPC1311/01 and LPC1313/01 only). |
| PIO3_4 | 18 <mark>3</mark> | no | I/O | I; PU | PIO3_4 — General purpose digital input/output pin (LPC1313 only). |
| PIO3_5 | 21 <mark>3</mark> | no | I/O | I; PU | PIO3_5 — General purpose digital input/output pin (LPC1313 only). |
| USB_DM | 19 <mark>6</mark> | no | I/O | F | USB_DM — USB bidirectional D- line (LPC1342/43 only). |
| USB_DP | 20 <mark>6</mark> | no | I/O | F | USB_DP — USB bidirectional D+ line (LPC1342/43 only). |
| V _{DD} | 8; 44 | - | I | - | 3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage. |
| XTALIN | 6 <mark>[7]</mark> | - | I | - | Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V. |
| XTALOUT | 7 <u>[7]</u> | - | 0 | - | Output from the oscillator amplifier. |
| V _{SS} | 5; 41 | - | I | - | Ground. |

Table 3. LPC1313/42/43 LQFP48 pin description table ...continued

[1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (for V_{DD} = 3.3 V, pin is pulled up to 2.6 V for parts LPC1311/13/42/43 and pulled up to 3.3 V for parts LPC1311/01 and LPC1313/01); IA = inactive, no pull-up/down enabled; F = floating; floating pins, if not used, should be tied to ground or power to minimize power consumption.

[2] 5 V tolerant pad. See Figure 37 for pad characteristics. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode.

[3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 36).

[4] I²C-bus pads compliant with the I²C-bus specification for I²C standard mode and I²C Fast-mode Plus.

[5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see Figure 36).

[6] Pad provides USB functions. It is designed in accordance with the USB specification, revision 2.0 (Full-speed and Low-speed mode only). This pad is not 5 V tolerant.

[7] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

LPC1311/13/42/43

32-bit ARM Cortex-M3 microcontroller

| | | | | P 4.4 | | | |
|-----------------------------------------------|---------------------|-------------------------|------|-----------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|
| Symbol | Pin | Start logic input | Туре | Reset state [1] | Description | | |
| RESET/PIO0_0 212 | | yes | I | I; PU | RESET — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. | | |
| | | | I/O | - | PIO0_0 — General purpose digital input/output pin with 10 ns glitch filter. | | |
| PIO0_1/CLKOUT/ CT32B0_MAT2/ USB_FTOGGLE | 3 <mark>[3]</mark> | yes | I/O | I; PU | PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler or the USB device enumeration (USB on LPC1342/43 only, see description of PIO0_3). | | |
| | | | 0 | - | CLKOUT — Clock out pin. | | |
| | | | 0 | - | CT32B0_MAT2 — Match output 2 for 32-bit timer 0. | | |
| | | | 0 | - | USB_FTOGGLE — USB 1 ms Start-of-Frame signal (LPC1342/43 only). | | |
| PIO0_2/SSEL0/ | 8 <mark>[3]</mark> | yes | I/O | I; PU | PIO0_2 — General purpose digital input/output pin. | | |
| CT16B0_CAP0 | | | I/O | - | SSEL0 — Slave select for SSP0. | | |
| | | | I | - | CT16B0_CAP0 — Capture input 0 for 16-bit timer 0. | | |
| PIO0_3/ 9[3] USB_VBUS | | yes | I/O | I; PU | PIO0_3 — General purpose digital input/output pin. LPC1342/43 only: A LOW level on this pin during reset starts the ISP command handler, a HIGH level starts the USB device enumeration. | | |
| | | | I | - | USB_VBUS — Monitors the presence of USB bus power (LPC1342/43 only). | | |
| PIO0_4/SCL | 10 <mark>4]</mark> | yes | I/O | I; IA | PIO0_4 — General purpose digital input/output pin (open-drain). | | |
| | | | I/O | - | $\label{eq:scl} \begin{array}{l} \textbf{SCL} - I^2 C \text{-bus clock input/output (open-drain). High-current sink only if} \\ I^2 C \ Fast-mode \ Plus \ is \ selected \ in \ the \ I/O \ configuration \ register. \end{array}$ | | |
| PIO0_5/SDA | 11 <mark>4</mark> | yes | I/O | I; IA | PIO0_5 — General purpose digital input/output pin (open-drain). | | |
| | | | I/O | - | SDA — I ² C-bus data input/output (open-drain). High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register. | | |
| PIO0_6/ | 15 <mark>3</mark> | yes | I/O | I; PU | PIO0_6 — General purpose digital input/output pin. | | |
| USB_CONNECT/ SCK0 | | | 0 | - | USB_CONNECT — Signal used to switch an external 1.5 k Ω resistor under software control. Used with the SoftConnect USB feature (LPC1342/43 only). | | |
| | | | I/O | - | SCK0 — Serial clock for SSP0. | | |
| PIO0_7/CTS | 16 <mark>3</mark> | yes | I/O | I; PU | PIO0_7 — General purpose digital input/output pin (high-current output driver). | | |
| | | | I | - | CTS — Clear To Send input for UART. | | |
| PIO0_8/MISO0/ | 17 <mark>[3]</mark> | yes | I/O | I; PU | PIO0_8 — General purpose digital input/output pin. | | |
| CT16B0_MAT0 | | | I/O | - | MISO0 — Master In Slave Out for SSP0. | | |
| | | | 0 | - | CT16B0_MAT0 — Match output 0 for 16-bit timer 0. | | |
| PIO0_9/MOSI0/ | 18 <mark>3]</mark> | yes | I/O | I; PU | PIO0_9 — General purpose digital input/output pin. | | |
| CT16B0_MAT1/ SWO | | | I/O | - | MOSI0 — Master Out Slave In for SSP0. | | |
| 0.10 | | | 0 | - | CT16B0_MAT1 — Match output 1 for 16-bit timer 0. | | |
| | | | 0 | - | SWO — Serial wire trace output. | | |

Table 4. LPC1311/13/42/43 HVQFN33 pin description table

LPC1311/13/42/43

32-bit ARM Cortex-M3 microcontroller

| Table 4. LPC1311 | /13/42 | /43 HV | QFN33 | pin de | scription tablecontinued |
|---------------------------------|---------------------|-------------------------|-------|-----------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Symbol | Pin | Start logic input | Туре | Reset state [1] | Description |
| SWCLK/PIO0_10/ | 19 <mark>3</mark> | yes | I | I; PU | SWCLK — Serial wire clock. |
| SCK0/ | | | I/O | - | PIO0_10 — General purpose digital input/output pin. |
| CTTOBU_IMAT2 | | | I/O | - | SCK0 — Serial clock for SSP0. |
| | | | 0 | - | CT16B0_MAT2 — Match output 2 for 16-bit timer 0. |
| R/PIO0_11/AD0/ CT32B0_MAT3 | 21 <mark>5</mark> | yes | - | I; PU | R — Reserved. Configure for an alternate function in the IOCONFIG block. |
| | | | I/O | - | PIO0_11 — General purpose digital input/output pin. |
| | | | I | - | AD0 — A/D converter, input 0. |
| | | | 0 | - | CT32B0_MAT3 — Match output 3 for 32-bit timer 0. |
| R/PIO1_0/AD1/ CT32B1_CAP0 | 22 <mark>5</mark> | yes | - | I; PU | R — Reserved. Configure for an alternate function in the IOCONFIG block. |
| | | | I/O | - | PIO1_0 — General purpose digital input/output pin. |
| | | | I | - | AD1 — A/D converter, input 1. |
| | | | I | - | CT32B1_CAP0 — Capture input 0 for 32-bit timer 1. |
| R/PIO1_1/AD2/ CT32B1_MAT0 | 23 <mark>5</mark> | yes | - | I; PU | R — Reserved. Configure for an alternate function in the IOCONFIG block. |
| | | | I/O | - | PIO1_1 — General purpose digital input/output pin. |
| | | | Ι | - | AD2 — A/D converter, input 2. |
| | | | 0 | - | CT32B1_MAT0 — Match output 0 for 32-bit timer 1. |
| R/PIO1_2/AD3/ 24 CT32B1_MAT1 | | yes | - | I; PU | R — Reserved. Configure for an alternate function in the IOCONFIG block. |
| | | | I/O | - | PIO1_2 — General purpose digital input/output pin. |
| | | | Ι | - | AD3 — A/D converter, input 3. |
| | | | 0 | - | CT32B1_MAT1 — Match output 1 for 32-bit timer 1. |
| SWDIO/PIO1_3/ | 25 <mark>5</mark> | yes | I/O | I; PU | SWDIO — Serial wire debug input/output. |
| AD4/ CT32B1 MAT2 | | | I/O | - | PIO1_3 — General purpose digital input/output pin. |
| | | | I | - | AD4 — A/D converter, input 4. |
| | | | 0 | - | CT32B1_MAT2 — Match output 2 for 32-bit timer 1. |
| PIO1_4/AD5/ | 26 <mark>5</mark> | yes | I/O | I; PU | PIO1_4 — General purpose digital input/output pin. |
| CT32B1_MAT3/ | | | I | - | AD5 — A/D converter, input 5. |
| WARLOI | | | 0 | - | CT32B1_MAT3 — Match output 3 for 32-bit timer 1. |
| | | | I | - | WAKEUP — Deep power-down mode wake-up pin with 20 ns glitch filter. This pin must be pulled HIGH externally to enter Deep power-down mode and pulled LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part. |
| PIO1_5/RTS/ | 30 <mark>[3]</mark> | yes | I/O | I; PU | PIO1_5 — General purpose digital input/output pin. |
| CT32B0_CAP0 | | | 0 | - | RTS — Request To Send output for UART. |
| | | | I | - | CT32B0_CAP0 — Capture input 0 for 32-bit timer 0. |
| PIO1_6/RXD/ | 31 <mark>3</mark> | yes | I/O | I; PU | PIO1_6 — General purpose digital input/output pin. |
| CT32B0_MAT0 | | | I | - | RXD — Receiver input for UART. |
| | | | 0 | - | CT32B0_MAT0 — Match output 0 for 32-bit timer 0. |

LPC1311_13_42_43

LPC1311/13/42/43

32-bit ARM Cortex-M3 microcontroller

| able 4. El OTOTI TOTAL TO PIL description tablecontinued | | | | | | | | |
|----------------------------------------------------------|---------------------|-------------------------|------|-----------------------|-------------------------------------------------------------------------------------------------------------------------|--|--|--|
| Symbol | Pin | Start logic input | Туре | Reset state [1] | Description | | | |
| PIO1_7/TXD/ | 32 <mark>[3]</mark> | yes | I/O | I; PU | PIO1_7 — General purpose digital input/output pin. | | | |
| CT32B0_MAT1 | | | 0 | - | TXD — Transmitter output for UART. | | | |
| | | | 0 | - | CT32B0_MAT1 — Match output 1 for 32-bit timer 0. | | | |
| PIO1_8/ | 7 <u>[3]</u> | yes | I/O | I; PU | PIO1_8 — General purpose digital input/output pin. | | | |
| CT16B1_CAP0 | | | I | - | CT16B1_CAP0 — Capture input 0 for 16-bit timer 1. | | | |
| PIO1_9/ | 12 <mark>[3]</mark> | yes | I/O | I; PU | PIO1_9 — General purpose digital input/output pin. | | | |
| CT16B1_MAT0 | | | 0 | - | CT16B1_MAT0 — Match output 0 for 16-bit timer 1. | | | |
| PIO1_10/AD6/ | 20 <mark>5</mark> | yes | I/O | I; PU | PIO1_10 — General purpose digital input/output pin. | | | |
| CT16B1_MAT1 | | | I | - | AD6 — A/D converter, input 6. | | | |
| | | | 0 | - | CT16B1_MAT1 — Match output 1 for 16-bit timer 1. | | | |
| PIO1_11/AD7 2 | 27 <mark>5</mark> | yes | I/O | I; PU | PIO1_11 — General purpose digital input/output pin. | | | |
| | | | I | - | AD7 — A/D converter, input 7. | | | |
| PIO2_0/DTR | 1 <u>[3]</u> | yes | I/O | I; PU | PIO2_0 — General purpose digital input/output pin. | | | |
| | | | 0 | - | DTR — Data Terminal Ready output for UART. | | | |
| PIO3_2 | 28 <mark>[3]</mark> | yes | I/O | I; PU | PIO3_2 — General purpose digital input/output pin. | | | |
| PIO3_4 | 13 <mark>3</mark> | no | I/O | I; PU | PIO3_4 — General purpose digital input/output pin (LPC1311/13 only). | | | |
| PIO3_5 | 14 <mark>3]</mark> | no | I/O | I; PU | PIO3_5 — General purpose digital input/output pin (LPC1311/13 only). | | | |
| USB_DM | 13 <mark>6</mark> | no | I/O | F | USB_DM — USB bidirectional D- line (LPC1342/43 only). | | | |
| USB_DP | 14 <mark>6</mark> | no | I/O | F | USB_DP — USB bidirectional D+ line (LPC1342/43 only). | | | |
| V _{DD} | 6; 29 | - | I | - | 3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage. | | | |
| XTALIN | 4 <mark>[7]</mark> | - | I | - | Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V. | | | |
| XTALOUT | 5 <mark>[7]</mark> | - | 0 | - | Output from the oscillator amplifier. | | | |
| V _{SS} | 33 | - | - | - | Thermal pad. Connect to ground. | | | |

Table 4. LPC1311/13/42/43 HVQFN33 pin description table ...continued

[1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (for V_{DD} = 3.3 V, pin is pulled up to 2.6 V for parts LPC1311/13/42/43 and pulled up to 3.3 V for parts LPC1311/01 and LPC1313/01); IA = inactive, no pull-up/down enabled. F = floating; floating pins, if not used, should be tied to ground or power to minimize power consumption.

[2] 5 V tolerant pad. See Figure 37 for pad characteristics. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode.

[3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 36).

[4] I²C-bus pads compliant with the I²C-bus specification for I²C standard mode and I²C Fast-mode Plus.

[5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled, and the pin is not 5 V tolerant (see Figure 36).

[6] Pad provides USB functions. It is designed in accordance with the USB specification, revision 2.0 (Full-speed and Low-speed mode only). This pad is not 5 V tolerant.

[7] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

32-bit ARM Cortex-M3 microcontroller

7. Functional description

7.1 Architectural overview

The ARM Cortex-M3 includes three AHB-Lite buses: the system bus, the I-code bus, and the D-code bus (see Figure 1). The I-code and D-code core buses are faster than the system bus and are used similarly to TCM interfaces: one bus dedicated for instruction fetch (I-code) and one bus for data access (D-code). The use of two core buses allows for simultaneous operations if concurrent operations target different devices.

7.2 ARM Cortex-M3 processor

The ARM Cortex-M3 is a general purpose, 32-bit microprocessor, which offers high performance and very low power consumption. The ARM Cortex-M3 offers many new features, including a Thumb-2 instruction set, low interrupt latency, hardware multiply and divide, interruptible/continuable multiple load and store instructions, automatic state save and restore for interrupts, tightly integrated interrupt controller, and multiple core buses capable of simultaneous accesses.

Pipeline techniques are employed so that all parts of the processing and memory systems can operate continuously. Typically, while one instruction is being executed, its successor is being decoded, and a third instruction is being fetched from memory.

The ARM Cortex-M3 processor is described in detail in the *Cortex-M3 Technical Reference Manual* which is available on the official ARM website.

7.3 On-chip flash program memory

The LPC1311/13/42/43 contain 32 kB (LPC1313 and LPC1343), 16 kB (LPC1342), or 8 kB (LPC1311) of on-chip flash memory.

7.4 On-chip SRAM

The LPC1311/13/42/43 contain a total of 8 kB (LPC1343 and LPC1313) or 4 kB (LPC1342 and LPC1311) on-chip static RAM memory.

7.5 Memory map

The LPC1311/13/42/43 incorporate several distinct memory regions. <u>Figure 6</u> shows the overall map of the entire address space from the user program viewpoint following reset. The interrupt vector area supports address remapping.

The AHB peripheral area is 2 MB in size and is divided to allow for up to 128 peripherals. The APB peripheral area is 512 kB in size and is divided to allow for up to 32 peripherals. Each peripheral of either type is allocated 16 kB of space. This allows simplifying the address decoding for each peripheral.

LPC1311/13/42/43

32-bit ARM Cortex-M3 microcontroller



7.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC) is an integral part of the Cortex-M3. The tight coupling to the CPU allows for low interrupt latency and efficient processing of late arriving interrupts.

Product data sheet

32-bit ARM Cortex-M3 microcontroller

7.6.1 Features

- Controls system exceptions and peripheral interrupts.
- On the LPC1311/13/42/43, the NVIC supports up to 17 vectored interrupts. In addition, up to 40 of the individual GPIO inputs are NVIC-vector capable.
- 8 programmable interrupt priority levels, with hardware priority level masking
- Relocatable vector table.
- Software interrupt generation.

7.6.2 Interrupt sources

Each peripheral device has one interrupt line connected to the NVIC but may have several interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

Any GPIO pin (total of up to 42 pins) regardless of the selected function, can be programmed to generate an interrupt on a level, or rising edge or falling edge, or both.

7.7 IOCONFIG block

The IOCONFIG block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on-chip peripherals.

Peripherals should be connected to the appropriate pins prior to being activated and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

7.8 Fast general purpose parallel I/O

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Multiple outputs can be set or cleared in one write operation.

LPC1311/13/42/43 use accelerated GPIO functions:

- GPIO block is a dedicated AHB peripheral so that the fastest possible I/O timing can be achieved.
- Entire port value can be written in one instruction.

Additionally, any GPIO pin (total of up to 42 pins) providing a digital function can be programmed to generate an interrupt on a level, a rising or falling edge, or both.

7.8.1 Features

- Bit level port registers allow a single instruction to set or clear any number of bits in one write operation.
- Direction control of individual bits.
- All I/O default to inputs with pull-up resistors enabled after reset with the exception of the I²C-bus pins PIO0_4 and PIO0_5.
- Pull-up/pull-down resistor configuration can be programmed through the IOCONFIG block for each GPIO pin.

- On the LPC1311/13/42/43, all GPIO pins (except PIO0_4 and PIO0_5) are pulled up to 2.6 V (V_{DD} = 3.3 V) if their pull-up resistor is enabled in the IOCONFIG block.
- On the LPC1311/01 and LPC1313/01, all GPIO pins (except PIO0_4 and PIO0_5) are pulled up to 3.3 V (V_{DD} = 3.3 V) if their pull-up resistor is enabled in the IOCONFIG block.

7.9 USB interface (LPC1342/43 only)

The Universal Serial Bus (USB) is a 4-wire bus that supports communication between a host and one or more (up to 127) peripherals. The host controller allocates the USB bandwidth to attached devices through a token-based protocol. The bus supports hot-plugging and dynamic configuration of the devices. All transactions are initiated by the host controller.

The LPC1342/43 USB interface is a device controller with on-chip PHY for device functions.

7.9.1 Full-speed USB device controller

The device controller enables 12 Mbit/s data exchange with a USB Host controller. It consists of a register interface, serial interface engine, and endpoint buffer memory. The serial interface engine decodes the USB data stream and writes data to the appropriate endpoint buffer. The status of a completed USB transfer or error condition is indicated via status registers. An interrupt is also generated if enabled.

7.9.1.1 Features

- Dedicated USB PLL available.
- Fully compliant with USB 2.0 specification (full speed).
- Supports 10 physical (5 logical) endpoints with up to 64 bytes buffer RAM per endpoint (see <u>Table 5</u>).
- · Supports Control, Bulk, Isochronous, and Interrupt endpoints.
- Supports SoftConnect feature.
- Double buffer implementation for Bulk and Isochronous endpoints.

Table 5. USB device endpoint configuration

| Logical endpoint | Physical endpoint | Endpoint type | Direction | Packet size (byte) | Double buffer |
|---------------------|-------------------|----------------|-----------|-----------------------|---------------|
| 0 | 0 | Control | out | 64 | no |
| 0 | 1 | Control | in | 64 | no |
| 1 | 2 | Interrupt/Bulk | out | 64 | no |
| 1 | 3 | Interrupt/Bulk | in | 64 | no |
| 2 | 4 | Interrupt/Bulk | out | 64 | no |
| 2 | 5 | Interrupt/Bulk | in | 64 | no |
| 3 | 6 | Interrupt/Bulk | out | 64 | yes |
| 3 | 7 | Interrupt/Bulk | in | 64 | yes |
| 4 | 8 | Isochronous | out | 512 | yes |
| 4 | 9 | Isochronous | in | 512 | yes |

7.10 UART

The LPC1311/13/42/43 contains one UART.

Support for RS-485/9-bit mode allows both software address detection and automatic address detection using 9-bit mode.

The UART includes a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

7.10.1 Features

- Maximum UART data bit rate of 4.5 MBit/s.
- 16-byte receive and transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Fractional divider for baud rate control, auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Support for RS-485/9-bit mode.
- Support for modem control.

7.11 SSP serial I/O controller

The LPC1311/13/42/43 contain one SSP controller. An additional SSP controller is available on the LPC1313FBD48/01 package.

The SSP controller is capable of operation on a SSP, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full duplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. In practice, often only one of these data flows carries meaningful data.

7.11.1 Features

- Maximum SSP speed of 36 Mbit/s (master) or 6 Mbit/s (slave)
- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor Microwire buses
- Synchronous serial communication
- Master or slave operation
- 8-frame FIFOs for both transmit and receive
- 4-bit to 16-bit frame

7.12 I²C-bus serial I/O controller

The LPC1311/13/42/43 contain one I²C-bus controller.

32-bit ARM Cortex-M3 microcontroller

The I²C-bus is bidirectional for inter-IC control using only two wires: a Serial Clock Line (SCL) and a Serial DAta line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I²C is a multi-master bus and can be controlled by more than one bus master connected to it.

7.12.1 Features

- The I²C-bus interface is a standard I²C-bus compliant interface with true open-drain pins. The I²C-bus interface also supports Fast-mode Plus with bit rates up to 1 Mbit/s.
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I²C-bus can be used for test and diagnostic purposes.
- The I²C-bus controller supports multiple address recognition and a bus monitor mode.

7.13 10-bit ADC

The LPC1311/13/42/43 contains one ADC. It is a single 10-bit successive approximation ADC with eight channels.

7.13.1 Features

- 10-bit successive approximation ADC.
- Input multiplexing among 8 pins.
- Power-down mode.
- Measurement range 0 V to V_{DD}.
- 10-bit conversion time \ge 2.44 µs (up to 400 kSamples/s).
- Burst conversion mode for single or multiple inputs.
- Optional conversion on transition of input pin or timer match signal.
- Individual result registers for each ADC channel to reduce interrupt overhead.

32-bit ARM Cortex-M3 microcontroller

7.14 General purpose external event counter/timers

The LPC1311/13/42/43 includes two 32-bit counter/timers and two 16-bit counter/timers. The counter/timer is designed to count cycles of the system derived clock. It can optionally generate interrupts or perform other actions at specified timer values, based on four match registers. Each counter/timer also includes one capture input to trap the timer value when an input signal transitions, optionally generating an interrupt.

7.14.1 Features

- A 32-bit/16-bit counter/timer with a programmable 32-bit/16-bit prescaler.
- Counter or timer operation.
- One capture channel per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event may also generate an interrupt.
- Four match registers per timer that allow:
 - Continuous operation with optional interrupt generation on match.
 - Stop timer on match with optional interrupt generation.
 - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
 - Set LOW on match.
 - Set HIGH on match.
 - Toggle on match.
 - Do nothing on match.

7.15 System tick timer

The ARM Cortex-M3 includes a system tick timer (SYSTICK) that is intended to generate a dedicated SYSTICK exception at a fixed time interval, normally set to 10 ms.

7.16 Watchdog timer

Remark: The standard Watchdog timer is available on parts LPC1311/13/42/43.

The purpose of the watchdog is to reset the microcontroller within a selectable time period. When enabled, the watchdog will generate a system reset if the user program fails to 'feed' (or reload) the watchdog within a predetermined amount of time.

7.16.1 Features

- Internally resets chip if not periodically reloaded.
- Debug mode.
- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.
- Incorrect/incomplete feed sequence causes reset/interrupt if enabled.
- Flag to indicate watchdog reset.
- Programmable 24-bit timer with internal prescaler.

32-bit ARM Cortex-M3 microcontroller

- Selectable time period from $(T_{cy(WDCLK)} \times 256 \times 4)$ to $(T_{cy(WDCLK)} \times 2^{24} \times 4)$ in multiples of $T_{cy(WDCLK)} \times 4$.
- The Watchdog Clock (WDCLK) source can be selected from the Internal RC oscillator (IRC), the watchdog oscillator, or the main clock. This gives a wide range of potential timing choices of watchdog operation under different power reduction conditions. It also provides the ability to run the WDT from an entirely internal source that is not dependent on an external crystal and its associated components and wiring for increased reliability.

7.17 Windowed WatchDog Timer (WWDT)

Remark: The windowed watchdog timer is available on parts LPC1311/01 and LPC1313/01.

The purpose of the watchdog is to reset the controller if software fails to periodically service it within a programmable time window.

7.17.1 Features

- Internally resets chip if not periodically reloaded during the programmable time-out period.
- Optional windowed operation requires reload to occur between a minimum and maximum time period, both programmable.
- Optional warning interrupt can be generated at a programmable time prior to watchdog time-out.
- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.
- Incorrect feed sequence causes reset or interrupt if enabled.
- Flag to indicate watchdog reset.
- Programmable 24-bit timer with internal prescaler.
- Selectable time period from $(T_{cy(WDCLK)} \times 256 \times 4)$ to $(T_{cy(WDCLK)} \times 2^{24} \times 4)$ in multiples of $T_{cy(WDCLK)} \times 4$.
- The Watchdog Clock (WDCLK) source can be selected from the IRC or the dedicated watchdog oscillator (WDO). This gives a wide range of potential timing choices of watchdog operation under different power conditions.

7.18 Clocking and power control

7.18.1 Integrated oscillators

The LPC1311/13/42/43 include three independent oscillators. These are the system oscillator, the Internal RC oscillator (IRC), and the watchdog oscillator. Each oscillator can be used for more than one purpose as required in a particular application.

Following reset, the LPC1311/13/42/43 will operate from the internal RC oscillator until switched by software. This allows systems to operate without any external crystal and the bootloader code to operate at a known frequency.

See Figure 7 for an overview of the LPC1311/13/42/43 clock generation.

LPC1311/13/42/43

32-bit ARM Cortex-M3 microcontroller



7.18.1.1 Internal RC oscillator

The IRC may be used as the clock source for the WDT, and/or as the clock that drives the system PLL and subsequently the CPU. The nominal IRC frequency is 12 MHz. The IRC is trimmed to 1 % accuracy over the entire voltage and temperature range.

Product data sheet