



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# LPC2478

Single-chip 16-bit/32-bit micro; 512 kB flash, Ethernet, CAN, LCD, USB 2.0 device/host/OTG, external memory interface

Rev. 3.1 — 16 October 2013

Product data sheet

## 1. General description

---

NXP Semiconductors designed the LPC2478 microcontroller, powered by the ARM7TDMI-S core, to be a highly integrated microcontroller for a wide range of applications that require advanced communications and high quality graphic displays. The LPC2478 microcontroller has 512 kB of on-chip high-speed flash memory. This flash memory includes a special 128-bit wide memory interface and accelerator architecture that enables the CPU to execute sequential instructions from flash memory at the maximum 72 MHz system clock rate. This feature is available only on the LPC2000 ARM microcontroller family of products. The LPC2478, with real-time debug interfaces that include both JTAG and embedded trace, can execute both 32-bit ARM and 16-bit Thumb instructions.

The LPC2478 microcontroller incorporates an LCD controller, a 10/100 Ethernet Media Access Controller (MAC), a USB full-speed Device/Host/OTG Controller with 4 kB of endpoint RAM, four UARTs, two Controller Area Network (CAN) channels, an SPI interface, two Synchronous Serial Ports (SSP), three I<sup>2</sup>C interfaces, and an I<sup>2</sup>S interface. Supporting this collection of serial communications interfaces are the following feature components; an on-chip 4 MHz internal oscillator, 98 kB of total RAM consisting of 64 kB of local SRAM, 16 kB SRAM for Ethernet, 16 kB SRAM for general purpose DMA, 2 kB of battery powered SRAM, and an External Memory Controller (EMC). These features make this device optimally suited for portable electronics and Point-of-Sale (POS) applications. Complementing the many serial communication controllers, versatile clocking capabilities, and memory features are various 32-bit timers, a 10-bit ADC, 10-bit DAC, two PWM units, and up to 160 fast GPIO lines. The LPC2478 connects 64 of the GPIO pins to the hardware based Vector Interrupt Controller (VIC) allowing the external inputs to generate edge-triggered interrupts. All of these features make the LPC2478 particularly suitable for industrial control and medical systems.

## 2. Features and benefits

---

- ARM7TDMI-S processor, running at up to 72 MHz.
- 512 kB on-chip flash program memory with In-System Programming (ISP) and In-Application Programming (IAP) capabilities. Flash program memory is on the ARM local bus for high performance CPU access.
- 98 kB on-chip SRAM includes:
  - ◆ 64 kB of SRAM on the ARM local bus for high performance CPU access.
  - ◆ 16 kB SRAM for Ethernet interface. Can also be used as general purpose SRAM.
  - ◆ 16 kB SRAM for general purpose DMA use also accessible by the USB.
  - ◆ 2 kB SRAM data storage powered from the Real-Time Clock (RTC) power domain.





- LCD controller, supporting both Super-Twisted Nematic (STN) and Thin-Film Transistors (TFT) displays.
  - ◆ Dedicated DMA controller.
  - ◆ Selectable display resolution (up to 1024 × 768 pixels).
  - ◆ Supports up to 24-bit true-color mode.
- Dual Advanced High-performance Bus (AHB) system allows simultaneous Ethernet DMA, USB DMA, and program execution from on-chip flash with no contention.
- EMC provides support for asynchronous static memory devices such as RAM, ROM and flash, as well as dynamic memories such as single data rate SDRAM.
- Advanced Vectored Interrupt Controller (VIC), supporting up to 32 vectored interrupts.
- General Purpose DMA (GPDMA) controller on AHB that can be used with the SSP, I<sup>2</sup>S-bus, and SD/MMC interface as well as for memory-to-memory transfers.
- Serial Interfaces:
  - ◆ Ethernet MAC with MII/RMII interface and associated DMA controller. These functions reside on an independent AHB.
  - ◆ USB 2.0 full-speed dual port device/host/OTG controller with on-chip PHY and associated DMA controller.
  - ◆ Four UARTs with fractional baud rate generation, one with modem control I/O, one with IrDA support, all with FIFO.
  - ◆ CAN controller with two channels.
  - ◆ SPI controller.
  - ◆ Two SSP controllers, with FIFO and multi-protocol capabilities. One is an alternate for the SPI port, sharing its interrupt. SSPs can be used with the GPDMA controller.
  - ◆ Three I<sup>2</sup>C-bus interfaces (one with open-drain and two with standard port pins).
  - ◆ I<sup>2</sup>S (Inter-IC Sound) interface for digital audio input or output. It can be used with the GPDMA.
- Other peripherals:
  - ◆ SD/MMC memory card interface.
  - ◆ 160 General purpose I/O pins with configurable pull-up/down resistors.
  - ◆ 10-bit ADC with input multiplexing among 8 pins.
  - ◆ 10-bit DAC.
  - ◆ Four general purpose timers/counters with 8 capture inputs and 10 compare outputs. Each timer block has an external count input.
  - ◆ Two PWM/timer blocks with support for three-phase motor control. Each PWM has an external count input.
  - ◆ RTC with separate power domain. Clock source can be the RTC oscillator or the APB clock.
  - ◆ 2 kB SRAM powered from the RTC power pin, allowing data to be stored when the rest of the chip is powered off.
  - ◆ WatchDog Timer (WDT). The WDT can be clocked from the internal RC oscillator, the RTC oscillator, or the APB clock.
- Single 3.3 V power supply (3.0 V to 3.6 V).
- 4 MHz internal RC oscillator trimmed to 1 % accuracy that can optionally be used as the system clock.
- Four reduced power modes: idle, sleep, power-down and deep power-down.
- Four external interrupt inputs configurable as edge/level sensitive. All pins on port 0 and port 2 can be used as edge sensitive interrupt sources.

- Processor wake-up from Power-down mode via any interrupt able to operate during Power-down mode (includes external interrupts, RTC interrupt, USB activity, Ethernet wake-up interrupt, CAN bus activity, port 0/2 pin interrupt).
- Two independent power domains allow fine tuning of power consumption based on needed features.
- Each peripheral has its own clock divider for further power saving. These dividers help reduce active power by 20 % to 30 %.
- Brownout detect with separate thresholds for interrupt and forced reset.
- On-chip power-on reset.
- On-chip crystal oscillator with an operating range of 1 MHz to 25 MHz.
- On-chip PLL allows CPU operation up to the maximum CPU rate without the need for a high frequency crystal. May be run from the main oscillator, the internal RC oscillator, or the RTC oscillator.
- Boundary scan for simplified board testing.
- Versatile pin function selections allow more possibilities for using on-chip peripheral functions.
- Standard ARM test/debug interface for compatibility with existing tools.
- Emulation trace module supports real-time trace.

### 3. Applications

- Industrial control
- Medical systems
- Portable electronics
- Point-of-Sale (POS) equipment

### 4. Ordering information

Table 1. Ordering information

Type number	Package		Version
	Name	Description	
LPC2478FBD208	LQFP208	plastic low profile quad flat package; 208 leads; body 28 × 28 × 1.4 mm	SOT459-1
LPC2478FET208	TFBGA208	plastic thin fine-pitch ball grid array package; 208 balls; body 15 × 15 × 0.7 mm	SOT950-1

### 4.1 Ordering options

Table 2. Ordering options

Type number	Flash (kB)	SRAM (kB)					External bus	Ethernet	USB OTG/OHC/device + 4 kB FIFO	CAN channels	SD/MMC	GP DMA	ADC channels	DAC channels	Temp range
		Local bus	Ethernet buffer	GP/USB	RTC	Total									
LPC2478FBD208	512	64	16	16	2	98	Full 32-bit	MII/RMII	yes	2	yes	yes	8	1	-40 °C to +85 °C
LPC2478FET208	512	64	16	16	2	98	Full 32-bit	MII/RMII	yes	2	yes	yes	8	1	-40 °C to +85 °C

5. Block diagram




Fig 1. LPC2478 block diagram

## 6. Pinning information

### 6.1 Pinning




Fig 2. LPC2478 pinning LQFP208 package




Fig 3. LPC2478 pinning TFBGA208 package

Table 3. Pin allocation table

Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
<b>Row A</b>							
1	P3[27]/D27/ CAP1[0]/PWM1[4]	2	V <sub>SSIO</sub>	3	P1[0]/ENET_TXD0	4	P4[31]/ $\overline{CS1}$
5	P1[4]/ENET_TX_EN	6	P1[9]/ENET_RXD0	7	P1[14]/ENET_RX_ER	8	P1[15]/ ENET_REF_CLK/ ENET_RX_CLK
9	P1[17]/ENET_MDIO	10	P1[3]/ENET_TXD3/ MCICMD/PWM0[2]	11	P4[15]/A15	12	V <sub>SSIO</sub>

Table 3. Pin allocation table ...continued

Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
13	P3[20]/D20/ PWM0[5]/DSR1	14	P1[11]/ENET_RXD2/ MCIDAT2/PWM0[6]	15	P0[8]/I2STX_WS/ LCDVD[16]/MISO1/ MAT2[2]	16	P1[12]/ENET_RXD3/ MCIDAT3/PCAP0[0]
17	P1[5]/ENET_TX_ER/ MCIPWR/PWM0[3]	-	-	-	-	-	-
<b>Row B</b>							
1	P3[2]/D2	2	P3[10]/D10	3	P3[1]/D1	4	P3[0]/D0
5	P1[1]/ENET_TXD1	6	V <sub>SSIO</sub>	7	P4[30]/CS0	8	P4[24]/OE
9	P4[25]/WE	10	P4[29]/BLS3/MAT2[1]/ LCDVD[7]/LCDVD[11]/ LCDVD[3]/RXD3	11	P1[6]/ENET_TX_CLK/ MCIDAT0/PWM0[4]	12	P0[4]/I2SRX_CLK/ LCDVD[0]/RD2/CAP2[0]
13	V <sub>DD(3V3)</sub>	14	P3[19]/D19/ PWM0[4]/DCD1	15	P4[14]/A14	16	P4[13]/A13
17	P2[0]/PWM1[1]/TXD1/ TRACECLK/LCDPWR	-	-	-	-	-	-
<b>Row C</b>							
1	P3[13]/D13	2	TDI	3	RTCK	4	P0[2]/TXD0
5	P3[9]/D9	6	P3[22]/D22/ PCAP0[0]/RI1	7	P1[8]/ENET_CRS_DV/ ENET_CRS	8	P1[10]/ENET_RXD1
9	V <sub>DD(3V3)</sub>	10	P3[21]/D21/ PWM0[6]/DTR1	11	P4[28]/BLS2/MAT2[0]/ LCDVD[6]/LCDVD[10]/ LCDVD[2]/TXD3	12	P0[5]/I2SRX_WS/ LCDVD[1]/TD2/CAP2[1]
13	P0[7]/I2STX_CLK/ LCDVD[9]/SCK1/ MAT2[1]	14	P0[9]/I2STX_SDA/ LCDVD[17]/MOSI1/ MAT2[3]	15	P3[18]/D18/ PWM0[3]/CTS1	16	P4[12]/A12
17	V <sub>DD(3V3)</sub>	-	-	-	-	-	-
<b>Row D</b>							
1	TRST	2	P3[28]/D28/ CAP1[1]/PWM1[5]	3	TDO	4	P3[12]/D12
5	P3[11]/D11	6	P0[3]/RXD0	7	V <sub>DD(3V3)</sub>	8	P3[8]/D8
9	P1[2]/ENET_TXD2/ MCICLK/PWM0[1]	10	P1[16]/ENET_MDC	11	V <sub>DD(DCDC)(3V3)</sub>	12	V <sub>SSCORE</sub>
13	P0[6]/I2SRX_SDA/ LCDVD[8]/SSEL1/ MAT2[0]	14	P1[7]/ENET_COL/ MCIDAT1/PWM0[5]	15	P2[2]/PWM1[3]/CTS1/ PIPESTAT1/LCDDCLK	16	P1[13]/ENET_RX_DV
17	P2[4]/PWM1[5]/ DSR1/TRACESYNC/ LCDENAB/LCDM	-	-	-	-	-	-
<b>Row E</b>							
1	P0[26]/AD0[3]/ AOUT/RXD3	2	TCK	3	TMS	4	P3[3]/D3
14	P2[1]/PWM1[2]/RXD1/ PIPESTAT0/LCDLE	15	V <sub>SSIO</sub>	16	P2[3]/PWM1[4]/DCD1/ PIPESTAT2/LCDFP	17	P2[6]/PCAP1[0]/RI1/ TRACEPKT1/ LCDVD[0]/LCDVD[4]
<b>Row F</b>							
1	P0[25]/AD0[2]/ I2SRX_SDA/TXD3	2	P3[4]/D4	3	P3[29]/D29/ MAT1[0]/PWM1[6]	4	DBGEN



Table 3. Pin allocation table ...continued

Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
14	P4[11]/A11	15	P3[17]/D17/ PWM0[2]/RXD1	16	P2[5]/PWM1[6]/ DTR1/TRACEPKT0/ LCDLP	17	P3[16]/D16/ PWM0[1]/TXD1
<b>Row G</b>							
1	P3[5]/D5	2	P0[24]/AD0[1]/ I2SRX_WS/CAP3[1]	3	V <sub>DD(3V3)</sub>	4	V <sub>DDA</sub>
14	n.c.	15	P4[27]/BLS1	16	P2[7]/RD2/ RTS1/TRACEPKT2/ LCDVD[1]/LCDVD[5]	17	P4[10]/A10
<b>Row H</b>							
1	P0[23]/AD0[0]/ I2SRX_CLK/CAP3[0]	2	P3[14]/D14	3	P3[30]/D30/ MAT1[1]/RTS1	4	V <sub>DD(DCDC)(3V3)</sub>
14	V <sub>SSIO</sub>	15	P2[8]/TD2/TXD2/ TRACEPKT3/ LCDVD[2]/LCDVD[6]	16	P2[9]/ USB_CONNECT1/ RXD2/EXTIN0/ LCDVD[3]/LCDVD[7]	17	P4[9]/A9
<b>Row J</b>							
1	P3[6]/D6	2	V <sub>SSA</sub>	3	P3[31]/D31/MAT1[2]	4	n.c.
14	P0[16]/RXD1/ SSEL0/SSEL	15	P4[23]/A23/ RXD2/MOSI1	16	P0[15]/TXD1/ SCK0/SCK	17	P4[8]/A8
<b>Row K</b>							
1	VREF	2	RTCX1	3	$\overline{\text{RSTOUT}}$	4	V <sub>SSCORE</sub>
14	P4[22]/A22/ TXD2/MISO1	15	P0[18]/DCD1/ MOSI0/MOSI	16	V <sub>DD(3V3)</sub>	17	P0[17]/CTS1/ MISO0/MISO
<b>Row L</b>							
1	P3[7]/D7	2	RTCX2	3	V <sub>SSIO</sub>	4	P2[30]/DQMOUT2/ MAT3[2]/SDA2
14	n.c.	15	P4[26]/BLS0	16	P4[7]/A7	17	P0[19]/DSR1/ MCICLK/SDA1
<b>Row M</b>							
1	P3[15]/D15	2	$\overline{\text{RESET}}$	3	VBAT	4	XTAL1
14	P4[6]/A6	15	P4[21]/A21/ SCL2/SSEL1	16	P0[21]/RI1/ MCIPWR/RD1	17	P0[20]/DTR1/ MCICMD/SCL1
<b>Row N</b>							
1	ALARM	2	P2[31]/DQMOUT3/ MAT3[3]/SCL2	3	P2[29]/DQMOUT1	4	XTAL2
14	P2[12]/ $\overline{\text{EINT2}}$ / LCDVD[4]/LCDVD[8]/ LCDVD[3]/LCDVD[18]/ MCIDAT2/I2STX_WS	15	P2[10]/ $\overline{\text{EINT0}}$	16	V <sub>SSIO</sub>	17	P0[22]/RTS1/ MCIDAT0/TD1
<b>Row P</b>							
1	P1[31]/ $\overline{\text{USB_OVRCR2}}$ / SCK1/AD0[5]	2	P1[30]/USB_PWRD2/ V <sub>BUS</sub> /AD0[4]	3	P2[27]/CKEOUT3/ MAT3[1]/MOSI0	4	P2[28]/DQMOUT0
5	P2[24]/CKEOUT0	6	V <sub>DD(3V3)</sub>	7	P1[18]/USB_UP_LED1/ PWM1[1]/CAP1[0]	8	V <sub>DD(3V3)</sub>

Table 3. Pin allocation table ...continued

Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
9	P1[23]/USB_RX_DP1/ LCDVD[9]/LCDVD[13]/ PWM1[4]/MISO0	10	V <sub>SSCORE</sub>	11	V <sub>DD(DCDC)</sub> (3V3)	12	V <sub>SSIO</sub>
13	P2[15]/CS3/ CAP2[1]/SCL1	14	P4[17]/A17	15	P4[18]/A18	16	P4[19]/A19
17	V <sub>DD</sub> (3V3)	-	-	-	-	-	-
<b>Row R</b>							
1	P0[12]/USB_PPWR2/ MISO1/AD0[6]	2	P0[13]/USB_UP_LED2/ MOSI1/AD0[7]	3	P0[28]/SCL0	4	P2[25]/CKEOUT1
5	P3[24]/D24/ CAP0[1]/PWM1[1]	6	P0[30]/USB_D-1	7	P2[19]/CLKOUT1	8	P1[21]/USB_TX_DM1/ LCDVD[7]/LCDVD[11]/ PWM1[3]/SSEL0
9	V <sub>SSIO</sub>	10	P1[26]/USB_SSPND1/ LCDVD[12]/LCDVD[20]/ PWM1[6]/CAP0[0]	11	P2[16]/CAS	12	P2[14]/CS2/CAP2[0]/ SDA1
13	P2[17]/RAS	14	P0[11]/RXD2/SCL2/ MAT3[1]	15	P4[4]/A4	16	P4[5]/A5
17	P4[20]/A20/SDA2/SCK1	-	-	-	-	-	-
<b>Row T</b>							
1	P0[27]/SDA0	2	P0[31]/USB_D+2	3	P3[26]/D26/ MAT0[1]/PWM1[3]	4	P2[26]/CKEOUT2/ MAT3[0]/MISO0
5	V <sub>SSIO</sub>	6	P3[23]/D23/ CAP0[0]/PCAP1[0]	7	P0[14]/USB_HSTEN2/ USB_CONNECT2/ SSEL1	8	P2[20]/DYCS0
9	P1[24]/USB_RX_DM1/ LCDVD[10]/LCDVD[14]/ PWM1[5]/MOSI0	10	P1[25]/USB_LS1/ LCDVD[11]/LCDVD[15]/ USB_HSTEN1/MAT1[1]	11	P4[2]/A2	12	P1[27]/USB_INT1/ LCDVD[13]/LCDVD[21]/ USB_OVRCR1/CAP0[1]
13	P1[28]/USB_SCL1/ LCDVD[14]/LCDVD[22]/ PCAP1[0]/MAT0[0]	14	P0[1]/TD1/RXD3/SCL1	15	P0[10]/TXD2/SDA2/ MAT3[0]	16	P2[13]/EINT3/ LCDVD[5]/LCDVD[9]/ LCDVD[19]/MCIDAT3/ I2STX_SDA
17	P2[11]/EINT1/ LCDCLKIN/ MCIDAT1/I2STX_CLK	-	-	-	-	-	-
<b>Row U</b>							
1	USB_D-2	2	P3[25]/D25/ MAT0[0]/PWM1[2]	3	P2[18]/CLKOUT0	4	P0[29]/USB_D+1
5	P2[23]/DYCS3/ CAP3[1]/SSEL0	6	P1[19]/USB_TX_E1/ USB_PPWR1/CAP1[1]	7	P1[20]/USB_TX_DP1/ LCDVD[6]/LCDVD[10]/ PWM1[2]/SCK0	8	P1[22]/USB_RCV1/ LCDVD[8]/LCDVD[12]/ USB_PWRD1/MAT1[0]
9	P4[0]/A0	10	P4[1]/A1	11	P2[21]/DYCS1	12	P2[22]/DYCS2/ CAP3[0]/SCK0
13	V <sub>DD</sub> (3V3)	14	P1[29]/USB_SDA1/ LCDVD[15]/LCDVD[23]/ PCAP1[1]/MAT0[1]	15	P0[0]/RD1/TXD3/SDA1	16	P4[3]/A3
17	P4[16]/A16	-	-	-	-	-	-

## 6.2 Pin description

Table 4. Pin description

Symbol	Pin	Ball	Type	Description
P0[0] to P0[31]			I/O	<b>Port 0:</b> Port 0 is a 32-bit I/O port with individual direction controls for each bit. The operation of port 0 pins depends upon the pin function selected via the pin connect block.
P0[0]/RD1/TXD3/ SDA1	94 <sup>[1]</sup>	U15 <sup>[1]</sup>	I/O	<b>P0[0]</b> — General purpose digital input/output pin.
			I	<b>RD1</b> — CAN1 receiver input.
			O	<b>TXD3</b> — Transmitter output for UART3.
			I/O	<b>SDA1</b> — I <sup>2</sup> C1 data input/output (this is not an open-drain pin).
P0[1]/TD1/RXD3/ SCL1	96 <sup>[1]</sup>	T14 <sup>[1]</sup>	I/O	<b>P0[1]</b> — General purpose digital input/output pin.
			O	<b>TD1</b> — CAN1 transmitter output.
			I	<b>RXD3</b> — Receiver input for UART3.
			I/O	<b>SCL1</b> — I <sup>2</sup> C1 clock input/output (this is not an open-drain pin).
P0[2]/TXD0	202 <sup>[1]</sup>	C4 <sup>[1]</sup>	I/O	<b>P0[2]</b> — General purpose digital input/output pin.
			O	<b>TXD0</b> — Transmitter output for UART0.
P0[3]/RXD0	204 <sup>[1]</sup>	D6 <sup>[1]</sup>	I/O	<b>P0[3]</b> — General purpose digital input/output pin.
			I	<b>RXD0</b> — Receiver input for UART0.
P0[4]/I2SRX_CLK/ LCDVD[0]/RD2/ CAP2[0]	168 <sup>[1]</sup>	B12 <sup>[1]</sup>	I/O	<b>P0[4]</b> — General purpose digital input/output pin.
			I/O	<b>I2SRX_CLK</b> — I <sup>2</sup> S Receive clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I <sup>2</sup> S-bus specification. <sup>[17]</sup>
			O	<b>LCDVD[0]</b> — LCD data. <sup>[17]</sup>
			I	<b>RD2</b> — CAN2 receiver input.
P0[5]/I2SRX_WS/ LCDVD[1]/TD2/ CAP2[1]	166 <sup>[1]</sup>	C12 <sup>[1]</sup>	I/O	<b>P0[5]</b> — General purpose digital input/output pin.
			I/O	<b>I2SRX_WS</b> — I <sup>2</sup> S Receive word select. It is driven by the master and received by the slave. Corresponds to the signal WS in the I <sup>2</sup> S-bus specification. <sup>[17]</sup>
			O	<b>LCDVD[1]</b> — LCD data. <sup>[17]</sup>
			O	<b>TD2</b> — CAN2 transmitter output.
P0[6]/I2SRX_SDA/ LCDVD[8]/ SSEL1/MAT2[0]	164 <sup>[1]</sup>	D13 <sup>[1]</sup>	I/O	<b>P0[6]</b> — General purpose digital input/output pin.
			I/O	<b>I2SRX_SDA</b> — I <sup>2</sup> S Receive data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the I <sup>2</sup> S-bus specification. <sup>[17]</sup>
			O	<b>LCDVD[8]</b> — LCD data. <sup>[17]</sup>
			I/O	<b>SSEL1</b> — Slave Select for SSP1.
			O	<b>MAT2[0]</b> — Match output for Timer 2, channel 0.

Table 4. Pin description ...continued

Symbol	Pin	Ball	Type	Description
P0[7]/I2STX_CLK/ LCDVD[9]/SCK1/ MAT2[1]	162 <sup>[1]</sup>	C13 <sup>[1]</sup>	I/O	<b>P0[7]</b> — General purpose digital input/output pin.
			I/O	<b>I2STX_CLK</b> — I <sup>2</sup> S transmit clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I <sup>2</sup> S-bus specification. <sup>[17]</sup>
			O	<b>LCDVD[9]</b> — LCD data. <sup>[17]</sup>
			I/O	<b>SCK1</b> — Serial Clock for SSP1.
			O	<b>MAT2[1]</b> — Match output for Timer 2, channel 1.
P0[8]/I2STX_WS/ LCDVD[16]/ MISO1/MAT2[2]	160 <sup>[1]</sup>	A15 <sup>[1]</sup>	I/O	<b>P0[8]</b> — General purpose digital input/output pin.
			I/O	<b>I2STX_WS</b> — I <sup>2</sup> S Transmit word select. It is driven by the master and received by the slave. Corresponds to the signal WS in the I <sup>2</sup> S-bus specification. <sup>[17]</sup>
			O	<b>LCDVD[16]</b> — LCD data. <sup>[17]</sup>
			I/O	<b>MISO1</b> — Master In Slave Out for SSP1.
			O	<b>MAT2[2]</b> — Match output for Timer 2, channel 2.
P0[9]/I2STX_SDA/ LCDVD[17]/ MOSI1/MAT2[3]	158 <sup>[1]</sup>	C14 <sup>[1]</sup>	I/O	<b>P0[9]</b> — General purpose digital input/output pin.
			I/O	<b>I2STX_SDA</b> — I <sup>2</sup> S transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the I <sup>2</sup> S-bus specification. <sup>[17]</sup>
			O	<b>LCDVD[17]</b> — LCD data. <sup>[17]</sup>
			I/O	<b>MOSI1</b> — Master Out Slave In for SSP1.
			O	<b>MAT2[3]</b> — Match output for Timer 2, channel 3.
P0[10]/TXD2/ SDA2/MAT3[0]	98 <sup>[1]</sup>	T15 <sup>[1]</sup>	I/O	<b>P0[10]</b> — General purpose digital input/output pin.
			O	<b>TXD2</b> — Transmitter output for UART2.
			I/O	<b>SDA2</b> — I <sup>2</sup> C2 data input/output (this is not an open-drain pin).
			O	<b>MAT3[0]</b> — Match output for Timer 3, channel 0.
P0[11]/RXD2/ SCL2/MAT3[1]	100 <sup>[1]</sup>	R14 <sup>[1]</sup>	I/O	<b>P0[11]</b> — General purpose digital input/output pin.
			I	<b>RXD2</b> — Receiver input for UART2.
			I/O	<b>SCL2</b> — I <sup>2</sup> C2 clock input/output (this is not an open-drain pin).
			O	<b>MAT3[1]</b> — Match output for Timer 3, channel 1.
P0[12]/ USB_PPWR2/ MISO1/AD0[6]	41 <sup>[2]</sup>	R1 <sup>[2]</sup>	I/O	<b>P0[12]</b> — General purpose digital input/output pin.
			O	<b>USB_PPWR2</b> — Port Power enable signal for USB port 2.
			I/O	<b>MISO1</b> — Master In Slave Out for SSP1.
			I	<b>AD0[6]</b> — A/D converter 0, input 6.
P0[13]/ USB_UP_LED2/ MOSI1/AD0[7]	45 <sup>[2]</sup>	R2 <sup>[2]</sup>	I/O	<b>P0[13]</b> — General purpose digital input/output pin.
			O	<b>USB_UP_LED2</b> — USB port 2 GoodLink LED indicator. It is LOW when device is configured (non-control endpoints enabled), or when host is enabled and has detected a device on the bus. It is HIGH when the device is not configured, or when host is enabled and has not detected a device on the bus, or during global suspend. It transitions between LOW and HIGH (flashes) when host is enabled and detects activity on the bus.
			I/O	<b>MOSI1</b> — Master Out Slave In for SSP1.
			I	<b>AD0[7]</b> — A/D converter 0, input 7.

Table 4. Pin description ...continued

Symbol	Pin	Ball	Type	Description
P0[14]/ USB_HSTEN2/ USB_CONNECT2/ SSEL1	69 <sup>[1]</sup>	T7 <sup>[1]</sup>	I/O	<b>P0[14]</b> — General purpose digital input/output pin.
			O	<b>USB_HSTEN2</b> — Host Enabled status for USB port 2.
			O	<b>USB_CONNECT2</b> — SoftConnect control for USB port 2. Signal used to switch an external 1.5 kΩ resistor under software control. Used with the SoftConnect USB feature.
			I/O	<b>SSEL1</b> — Slave Select for SSP1.
P0[15]/TXD1/ SCK0/SCK	128 <sup>[1]</sup>	J16 <sup>[1]</sup>	I/O	<b>P0[15]</b> — General purpose digital input/output pin.
			O	<b>TXD1</b> — Transmitter output for UART1.
			I/O	<b>SCK0</b> — Serial clock for SSP0.
			I/O	<b>SCK</b> — Serial clock for SPI.
P0[16]/RXD1/ SSEL0/SSEL	130 <sup>[1]</sup>	J14 <sup>[1]</sup>	I/O	<b>P0 [16]</b> — General purpose digital input/output pin.
			I	<b>RXD1</b> — Receiver input for UART1.
			I/O	<b>SSEL0</b> — Slave Select for SSP0.
			I/O	<b>SSEL</b> — Slave Select for SPI.
P0[17]/CTS1/ MISO0/MISO	126 <sup>[1]</sup>	K17 <sup>[1]</sup>	I/O	<b>P0[17]</b> — General purpose digital input/output pin.
			I	<b>CTS1</b> — Clear to Send input for UART1.
			I/O	<b>MISO0</b> — Master In Slave Out for SSP0.
			I/O	<b>MISO</b> — Master In Slave Out for SPI.
P0[18]/DCD1/ MOSI0/MOSI	124 <sup>[1]</sup>	K15 <sup>[1]</sup>	I/O	<b>P0[18]</b> — General purpose digital input/output pin.
			I	<b>DCD1</b> — Data Carrier Detect input for UART1.
			I/O	<b>MOSI0</b> — Master Out Slave In for SSP0.
			I/O	<b>MOSI</b> — Master Out Slave In for SPI.
P0[19]/DSR1/ MCICLK/SDA1	122 <sup>[1]</sup>	L17 <sup>[1]</sup>	I/O	<b>P0[19]</b> — General purpose digital input/output pin.
			I	<b>DSR1</b> — Data Set Ready input for UART1.
			O	<b>MCICLK</b> — Clock output line for SD/MMC interface.
			I/O	<b>SDA1</b> — I <sup>2</sup> C1 data input/output (this is not an open-drain pin).
P0[20]/DTR1/ MCICMD/SCL1	120 <sup>[1]</sup>	M17 <sup>[1]</sup>	I/O	<b>P0[20]</b> — General purpose digital input/output pin.
			O	<b>DTR1</b> — Data Terminal Ready output for UART1.
			I/O	<b>MCICMD</b> — Command line for SD/MMC interface.
			I/O	<b>SCL1</b> — I <sup>2</sup> C1 clock input/output (this is not an open-drain pin).
P0[21]/RI1/ MCIPWR/RD1	118 <sup>[1]</sup>	M16 <sup>[1]</sup>	I/O	<b>P0[21]</b> — General purpose digital input/output pin.
			I	<b>RI1</b> — Ring Indicator input for UART1.
			O	<b>MCIPWR</b> — Power Supply Enable for external SD/MMC power supply.
			I	<b>RD1</b> — CAN1 receiver input.
P0[22]/RTS1/ MCIDAT0/TD1	116 <sup>[1]</sup>	N17 <sup>[1]</sup>	I/O	<b>P0[22]</b> — General purpose digital input/output pin.
			O	<b>RTS1</b> — Request to Send output for UART1.
			I/O	<b>MCIDAT0</b> — Data line 0 for SD/MMC interface.
			O	<b>TD1</b> — CAN1 transmitter output.



Table 4. Pin description ...continued

Symbol	Pin	Ball	Type	Description
P0[23]/AD0[0]/ I2SRX_CLK/ CAP3[0]	18 <sup>[2]</sup>	H1 <sup>[2]</sup>	I/O	<b>P0[23]</b> — General purpose digital input/output pin.
			I	<b>AD0[0]</b> — A/D converter 0, input 0.
			I/O	<b>I2SRX_CLK</b> — Receive Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the <i>I<sup>2</sup>S-bus specification</i> .
			I	<b>CAP3[0]</b> — Capture input for Timer 3, channel 0.
P0[24]/AD0[1]/ I2SRX_WS/ CAP3[1]	16 <sup>[2]</sup>	G2 <sup>[2]</sup>	I/O	<b>P0[24]</b> — General purpose digital input/output pin.
			I	<b>AD0[1]</b> — A/D converter 0, input 1.
			I/O	<b>I2SRX_WS</b> — Receive Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the <i>I<sup>2</sup>S-bus specification</i> .
			I	<b>CAP3[1]</b> — Capture input for Timer 3, channel 1.
P0[25]/AD0[2]/ I2SRX_SDA/ TXD3	14 <sup>[2]</sup>	F1 <sup>[2]</sup>	I/O	<b>P0[25]</b> — General purpose digital input/output pin.
			I	<b>AD0[2]</b> — A/D converter 0, input 2.
			I/O	<b>I2SRX_SDA</b> — Receive data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the <i>I<sup>2</sup>S-bus specification</i> .
			O	<b>TXD3</b> — Transmitter output for UART3.
P0[26]/AD0[3]/ AOUT/RXD3	12 <sup>[2][3]</sup>	E1 <sup>[2][3]</sup>	I/O	<b>P0[26]</b> — General purpose digital input/output pin.
			I	<b>AD0[3]</b> — A/D converter 0, input 3.
			O	<b>AOUT</b> — D/A converter output.
			I	<b>RXD3</b> — Receiver input for UART3.
P0[27]/SDA0	50 <sup>[4]</sup>	T1 <sup>[4]</sup>	I/O	<b>P0[27]</b> — General purpose digital input/output pin. Output is open-drain.
			I/O	<b>SDA0</b> — I <sup>2</sup> C0 data input/output. Open-drain output (for I <sup>2</sup> C-bus compliance).
P0[28]/SCL0	48 <sup>[4]</sup>	R3 <sup>[4]</sup>	I/O	<b>P0[28]</b> — General purpose digital input/output pin. Output is open-drain.
			I/O	<b>SCL0</b> — I <sup>2</sup> C0 clock input/output. Open-drain output (for I <sup>2</sup> C-bus compliance).
P0[29]/USB_D+1	61 <sup>[5]</sup>	U4 <sup>[5]</sup>	I/O	<b>P0[29]</b> — General purpose digital input/output pin.
			I/O	<b>USB_D+1</b> — USB port 1 bidirectional D+ line.
P0[30]/USB_D-1	62 <sup>[5]</sup>	R6 <sup>[5]</sup>	I/O	<b>P0[30]</b> — General purpose digital input/output pin.
			I/O	<b>USB_D-1</b> — USB port 1 bidirectional D- line.
P0[31]/USB_D+2	51 <sup>[5]</sup>	T2 <sup>[5]</sup>	I/O	<b>P0[31]</b> — General purpose digital input/output pin.
			I/O	<b>USB_D+2</b> — USB port 2 bidirectional D+ line.
P1[0] to P1[31]			I/O	<b>Port 1:</b> Port 1 is a 32 bit I/O port with individual direction controls for each bit. The operation of port 1 pins depends upon the pin function selected via the pin connect block.
P1[0]/ ENET_TXD0	196 <sup>[1]</sup>	A3 <sup>[1]</sup>	I/O	<b>P1[0]</b> — General purpose digital input/output pin.
			O	<b>ENET_TXD0</b> — Ethernet transmit data 0 (RMII/MII interface).
P1[1]/ ENET_TXD1	194 <sup>[1]</sup>	B5 <sup>[1]</sup>	I/O	<b>P1[1]</b> — General purpose digital input/output pin.
			O	<b>ENET_TXD1</b> — Ethernet transmit data 1 (RMII/MII interface).
P1[2]/ ENET_TXD2/ MCICLK/ PWM0[1]	185 <sup>[1]</sup>	D9 <sup>[1]</sup>	I/O	<b>P1[2]</b> — General purpose digital input/output pin.
			O	<b>ENET_TXD2</b> — Ethernet transmit data 2 (MII interface).
			O	<b>MCICLK</b> — Clock output line for SD/MMC interface.
			O	<b>PWM0[1]</b> — Pulse Width Modulator 0, output 1.

Table 4. Pin description ...continued

Symbol	Pin	Ball	Type	Description
P1[3]/ ENET_TXD3/ MCICMD/ PWM0[2]	177 <sup>[1]</sup>	A10 <sup>[1]</sup>	I/O	<b>P1[3]</b> — General purpose digital input/output pin.
			O	<b>ENET_TXD3</b> — Ethernet transmit data 3 (MII interface).
			I/O	<b>MCICMD</b> — Command line for SD/MMC interface.
			O	<b>PWM0[2]</b> — Pulse Width Modulator 0, output 2.
P1[4]/ ENET_TX_EN	192 <sup>[1]</sup>	A5 <sup>[1]</sup>	I/O	<b>P1[4]</b> — General purpose digital input/output pin.
			O	<b>ENET_TX_EN</b> — Ethernet transmit data enable (RMII/MII interface).
P1[5]/ ENET_TX_ER/ MCIPWR/ PWM0[3]	156 <sup>[1]</sup>	A17 <sup>[1]</sup>	I/O	<b>P1[5]</b> — General purpose digital input/output pin.
			O	<b>ENET_TX_ER</b> — Ethernet Transmit Error (MII interface).
			O	<b>MCIPWR</b> — Power Supply Enable for external SD/MMC power supply.
			O	<b>PWM0[3]</b> — Pulse Width Modulator 0, output 3.
P1[6]/ ENET_TX_CLK/ MCIDAT0/ PWM0[4]	171 <sup>[1]</sup>	B11 <sup>[1]</sup>	I/O	<b>P1[6]</b> — General purpose digital input/output pin.
			I	<b>ENET_TX_CLK</b> — Ethernet Transmit Clock (MII interface).
			I/O	<b>MCIDAT0</b> — Data line 0 for SD/MMC interface.
			O	<b>PWM0[4]</b> — Pulse Width Modulator 0, output 4.
P1[7]/ ENET_COL/ MCIDAT1/ PWM0[5]	153 <sup>[1]</sup>	D14 <sup>[1]</sup>	I/O	<b>P1[7]</b> — General purpose digital input/output pin.
			I	<b>ENET_COL</b> — Ethernet Collision detect (MII interface).
			I/O	<b>MCIDAT1</b> — Data line 1 for SD/MMC interface.
			O	<b>PWM0[5]</b> — Pulse Width Modulator 0, output 5.
P1[8]/ ENET_CRS_DV/ ENET_CRS	190 <sup>[1]</sup>	C7 <sup>[1]</sup>	I/O	<b>P1[8]</b> — General purpose digital input/output pin.
			I	<b>ENET_CRS_DV/ENET_CRS</b> — Ethernet Carrier Sense/Data Valid (RMII interface)/ Ethernet Carrier Sense (MII interface).
P1[9]/ ENET_RXD0	188 <sup>[1]</sup>	A6 <sup>[1]</sup>	I/O	<b>P1[9]</b> — General purpose digital input/output pin.
			I	<b>ENET_RXD0</b> — Ethernet receive data 0 (RMII/MII interface).
P1[10]/ ENET_RXD1	186 <sup>[1]</sup>	C8 <sup>[1]</sup>	I/O	<b>P1[10]</b> — General purpose digital input/output pin.
			I	<b>ENET_RXD1</b> — Ethernet receive data 1 (RMII/MII interface).
P1[11]/ ENET_RXD2/ MCIDAT2/ PWM0[6]	163 <sup>[1]</sup>	A14 <sup>[1]</sup>	I/O	<b>P1[11]</b> — General purpose digital input/output pin.
			I	<b>ENET_RXD2</b> — Ethernet Receive Data 2 (MII interface).
			I/O	<b>MCIDAT2</b> — Data line 2 for SD/MMC interface.
			O	<b>PWM0[6]</b> — Pulse Width Modulator 0, output 6.
P1[12]/ ENET_RXD3/ MCIDAT3/ PCAP0[0]	157 <sup>[1]</sup>	A16 <sup>[1]</sup>	I/O	<b>P1[12]</b> — General purpose digital input/output pin.
			I	<b>ENET_RXD3</b> — Ethernet Receive Data (MII interface).
			I/O	<b>MCIDAT3</b> — Data line 3 for SD/MMC interface.
			I	<b>PCAP0[0]</b> — Capture input for PWM0, channel 0.
P1[13]/ ENET_RX_DV	147 <sup>[1]</sup>	D16 <sup>[1]</sup>	I/O	<b>P1[13]</b> — General purpose digital input/output pin.
			I	<b>ENET_RX_DV</b> — Ethernet Receive Data Valid (MII interface).
P1[14]/ ENET_RX_ER	184 <sup>[1]</sup>	A7 <sup>[1]</sup>	I/O	<b>P1[14]</b> — General purpose digital input/output pin.
			I	<b>ENET_RX_ER</b> — Ethernet receive error (RMII/MII interface).
P1[15]/ ENET_REF_CLK/ ENET_RX_CLK	182 <sup>[1]</sup>	A8 <sup>[1]</sup>	I/O	<b>P1[15]</b> — General purpose digital input/output pin.
			I	<b>ENET_REF_CLK/ENET_RX_CLK</b> — Ethernet Reference Clock (RMII interface)/ Ethernet Receive Clock (MII interface).

Table 4. Pin description ...continued

Symbol	Pin	Ball	Type	Description
P1[16]/ ENET_MDC	180 <sup>[1]</sup>	D10 <sup>[1]</sup>	I/O	<b>P1[16]</b> — General purpose digital input/output pin.
			O	<b>ENET_MDC</b> — Ethernet MIIM clock.
P1[17]/ ENET_MDIO	178 <sup>[1]</sup>	A9 <sup>[1]</sup>	I/O	<b>P1[17]</b> — General purpose digital input/output pin.
			I/O	<b>ENET_MDIO</b> — Ethernet MIIM data input and output.
P1[18]/ USB_UP_LED1/ PWM1[1]/CAP1[0]	66 <sup>[1]</sup>	P7 <sup>[1]</sup>	I/O	<b>P1[18]</b> — General purpose digital input/output pin.
			O	<b>USB_UP_LED1</b> — USB port 1 GoodLink LED indicator. It is LOW when device is configured (non-control endpoints enabled), or when host is enabled and has detected a device on the bus. It is HIGH when the device is not configured or when host is enabled and has not detected a device on the bus, or during global suspend. It transitions between LOW and HIGH (flashes) when host is enabled and detects activity on the bus.
			O	<b>PWM1[1]</b> — Pulse Width Modulator 1, channel 1 output.
			I	<b>CAP1[0]</b> — Capture input for Timer 1, channel 0.
P1[19]/ USB_TX_E1/ USB_PPWR1/ CAP1[1]	68 <sup>[1]</sup>	U6 <sup>[1]</sup>	I/O	<b>P1[19]</b> — General purpose digital input/output pin.
			O	<b>USB_TX_E1</b> — Transmit Enable signal for USB port 1 (OTG transceiver).
			O	<b>USB_PPWR1</b> — Port Power enable signal for USB port 1.
			I	<b>CAP1[1]</b> — Capture input for Timer 1, channel 1.
P1[20]/ USB_TX_DP1/ LCDVD[6]/ LCDVD[10]/ PWM1[2]/SCK0	70 <sup>[1]</sup>	U7 <sup>[1]</sup>	I/O	<b>P1[20]</b> — General purpose digital input/output pin.
			O	<b>USB_TX_DP1</b> — D+ transmit data for USB port 1 (OTG transceiver). <sup>[18]</sup>
			O	<b>LCDVD[6]/LCDVD[10]</b> — LCD data. <sup>[18]</sup>
			O	<b>PWM1[2]</b> — Pulse Width Modulator 1, channel 2 output.
P1[21]/ USB_TX_DM1/ LCDVD[7]/ LCDVD[11]/ PWM1[3]/SSEL0	72 <sup>[1]</sup>	R8 <sup>[1]</sup>	I/O	<b>P1[21]</b> — General purpose digital input/output pin.
			O	<b>USB_TX_DM1</b> — D- transmit data for USB port 1 (OTG transceiver). <sup>[18]</sup>
			O	<b>LCDVD[7]/LCDVD[11]</b> — LCD data. <sup>[18]</sup>
			O	<b>PWM1[3]</b> — Pulse Width Modulator 1, channel 3 output.
P1[22]/USB_RCV1/ LCDVD[8]/ LCDVD[12]/ USB_PWRD1/ MAT1[0]	74 <sup>[1]</sup>	U8 <sup>[1]</sup>	I/O	<b>P1[22]</b> — General purpose digital input/output pin.
			I	<b>USB_RCV1</b> — Differential receive data for USB port 1 (OTG transceiver). <sup>[18]</sup>
			O	<b>LCDVD[8]/LCDVD[12]</b> — LCD data. <sup>[18]</sup>
			I	<b>USB_PWRD1</b> — Power Status for USB port 1 (host power switch).
P1[23]/ USB_RX_DP1/ LCDVD[9]/ LCDVD[13]/ PWM1[4]/MISO0	76 <sup>[1]</sup>	P9 <sup>[1]</sup>	O	<b>MAT1[0]</b> — Match output for Timer 1, channel 0.
			I/O	<b>P1[23]</b> — General purpose digital input/output pin.
			I	<b>USB_RX_DP1</b> — D+ receive data for USB port 1 (OTG transceiver). <sup>[18]</sup>
			O	<b>LCDVD[9]/LCDVD[13]</b> — LCD data. <sup>[18]</sup>
			O	<b>PWM1[4]</b> — Pulse Width Modulator 1, channel 4 output.
			I/O	<b>MISO0</b> — Master In Slave Out for SSP0.

Table 4. Pin description ...continued

Symbol	Pin	Ball	Type	Description
P1[24]/ USB_RX_DM1/ LCDVD[10]/ LCDVD[14]/ PWM1[5]/MOSIO	78 <sup>[1]</sup>	T9 <sup>[1]</sup>	I/O	<b>P1[24]</b> — General purpose digital input/output pin.
			I	<b>USB_RX_DM1</b> — D- receive data for USB port 1 (OTG transceiver). <sup>[18]</sup>
			O	<b>LCDVD[10]/LCDVD[14]</b> — LCD data. <sup>[18]</sup>
			O	<b>PWM1[5]</b> — Pulse Width Modulator 1, channel 5 output.
			I/O	<b>MOSIO</b> — Master Out Slave in for SSP0.
P1[25]/ <u>USB_LS1</u> / LCDVD[11]/ LCDVD[15]/ <u>USB_HSTEN1</u> / MAT1[1]	80 <sup>[1]</sup>	T10 <sup>[1]</sup>	I/O	<b>P1[25]</b> — General purpose digital input/output pin.
			O	<b>USB_LS1</b> — Low Speed status for USB port 1 (OTG transceiver). <sup>[18]</sup>
			O	<b>LCDVD[11]/LCDVD[15]</b> — LCD data. <sup>[18]</sup>
			O	<b>USB_HSTEN1</b> — Host Enabled status for USB port 1.
			O	<b>MAT1[1]</b> — Match output for Timer 1, channel 1.
P1[26]/ <u>USB_SSPND1</u> / LCDVD[12]/ LCDVD[20]/ PWM1[6]/CAP0[0]	82 <sup>[1]</sup>	R10 <sup>[1]</sup>	I/O	<b>P1[26]</b> — General purpose digital input/output pin.
			O	<b>USB_SSPND1</b> — USB port 1 Bus Suspend status (OTG transceiver). <sup>[18]</sup>
			O	<b>LCDVD[12]/LCDVD[20]</b> — LCD data. <sup>[18]</sup>
			O	<b>PWM1[6]</b> — Pulse Width Modulator 1, channel 6 output.
			I	<b>CAP0[0]</b> — Capture input for Timer 0, channel 0.
P1[27]/ <u>USB_INT1</u> / LCDVD[13]/ LCDVD[21]/ <u>USB_OVRCR1</u> / CAP0[1]	88 <sup>[1]</sup>	T12 <sup>[1]</sup>	I/O	<b>P1[27]</b> — General purpose digital input/output pin.
			I	<b>USB_INT1</b> — USB port 1 OTG transceiver interrupt (OTG transceiver). <sup>[18]</sup>
			O	<b>LCDVD[13]/LCDVD[21]</b> — LCD data. <sup>[18]</sup>
			I	<b>USB_OVRCR1</b> — USB port 1 Over-Current status.
			I	<b>CAP0[1]</b> — Capture input for Timer 0, channel 1.
P1[28]/ <u>USB_SCL1</u> / LCDVD[14]/ LCDVD[22]/ PCAP1[0]/MAT0[0]	90 <sup>[1]</sup>	T13 <sup>[1]</sup>	I/O	<b>P1[28]</b> — General purpose digital input/output pin.
			I/O	<b>USB_SCL1</b> — USB port 1 I <sup>2</sup> C-bus serial clock (OTG transceiver). <sup>[18]</sup>
			O	<b>LCDVD[14]/LCDVD[22]</b> — LCD data. <sup>[18]</sup>
			I	<b>PCAP1[0]</b> — Capture input for PWM1, channel 0.
			O	<b>MAT0[0]</b> — Match output for Timer 0, channel 0.
P1[29]/ <u>USB_SDA1</u> / LCDVD[15]/ LCDVD[23]/ PCAP1[1]/MAT0[1]	92 <sup>[1]</sup>	U14 <sup>[1]</sup>	I/O	<b>P1[29]</b> — General purpose digital input/output pin.
			I/O	<b>USB_SDA1</b> — USB port 1 I <sup>2</sup> C-bus serial data (OTG transceiver). <sup>[18]</sup>
			O	<b>LCDVD[15]/LCDVD[23]</b> — LCD data. <sup>[18]</sup>
			I	<b>PCAP1[1]</b> — Capture input for PWM1, channel 1.
			O	<b>MAT0[1]</b> — Match output for Timer 0, channel 0.
P1[30]/ <u>USB_PWRD2</u> / V <sub>BUS</sub> /AD0[4]	42 <sup>[2]</sup>	P2 <sup>[2]</sup>	I/O	<b>P1[30]</b> — General purpose digital input/output pin.
			I	<b>USB_PWRD2</b> — Power Status for USB port 2.
			I	<b>V<sub>BUS</sub></b> — Monitors the presence of USB bus power. <b>Note:</b> This signal must be HIGH for USB reset to occur.
			I	<b>AD0[4]</b> — A/D converter 0, input 4.
			I/O	<b>AD0[5]</b> — A/D converter 0, input 5.
P1[31]/ <u>USB_OVRCR2</u> / SCK1/AD0[5]	40 <sup>[2]</sup>	P1 <sup>[2]</sup>	I/O	<b>P1[31]</b> — General purpose digital input/output pin.
			I	<b>USB_OVRCR2</b> — Over-Current status for USB port 2.
			I/O	<b>SCK1</b> — Serial Clock for SSP1.
			I	<b>AD0[5]</b> — A/D converter 0, input 5.

Table 4. Pin description ...continued

Symbol	Pin	Ball	Type	Description
P2[0] to P2[31]			I/O	<b>Port 2:</b> Port 2 is a 32-bit I/O port with individual direction controls for each bit. The operation of port 2 pins depends upon the pin function selected via the pin connect block.



Table 4. Pin description ...continued

Symbol	Pin	Ball	Type	Description
P2[0]/PWM1[1]/ TXD1/TRACECLK/ LCDPWR	154 <sup>[1]</sup>	B17 <sup>[1]</sup>	I/O	<b>P2[0]</b> — General purpose digital input/output pin.
			O	<b>PWM1[1]</b> — Pulse Width Modulator 1, channel 1 output.
			O	<b>TXD1</b> — Transmitter output for UART1.
			O	<b>TRACECLK</b> — Trace clock. <sup>[19]</sup>
			O	<b>LCDPWR</b> — LCD panel power enable. <sup>[19]</sup>
P2[1]/PWM1[2]/ RXD1/PIPESTAT0/ LCDLE	152 <sup>[1]</sup>	E14 <sup>[1]</sup>	I/O	<b>P2[1]</b> — General purpose digital input/output pin.
			O	<b>PWM1[2]</b> — Pulse Width Modulator 1, channel 2 output.
			I	<b>RXD1</b> — Receiver input for UART1.
			O	<b>PIPESTAT0</b> — Pipeline status, bit 0. <sup>[19]</sup>
			O	<b>LCDLE</b> — Line end signal. <sup>[19]</sup>
P2[2]/PWM1[3]/ CTS1/PIPESTAT1/ LCDDCLK	150 <sup>[1]</sup>	D15 <sup>[1]</sup>	I/O	<b>P2[2]</b> — General purpose digital input/output pin.
			O	<b>PWM1[3]</b> — Pulse Width Modulator 1, channel 3 output.
			I	<b>CTS1</b> — Clear to Send input for UART1.
			O	<b>PIPESTAT1</b> — Pipeline status, bit 1. <sup>[19]</sup>
			O	<b>LCDDCLK</b> — LCD panel clock. <sup>[19]</sup>
P2[3]/PWM1[4]/ DCD1/PIPESTAT2/ LCDFP	144 <sup>[1]</sup>	E16 <sup>[1]</sup>	I/O	<b>P2[3]</b> — General purpose digital input/output pin.
			O	<b>PWM1[4]</b> — Pulse Width Modulator 1, channel 4 output.
			I	<b>DCD1</b> — Data Carrier Detect input for UART1.
			O	<b>PIPESTAT2</b> — Pipeline status, bit 2. <sup>[19]</sup>
			O	<b>LCDFP</b> — Frame pulse (STN). Vertical synchronization pulse (TFT). <sup>[19]</sup>
P2[4]/PWM1[5]/ DSR1/ TRACESYNC/ LCDENAB/LCDM	142 <sup>[1]</sup>	D17 <sup>[1]</sup>	I/O	<b>P2[4]</b> — General purpose digital input/output pin.
			O	<b>PWM1[5]</b> — Pulse Width Modulator 1, channel 5 output.
			I	<b>DSR1</b> — Data Set Ready input for UART1.
			O	<b>TRACESYNC</b> — Trace Synchronization. <sup>[19]</sup>
			O	<b>LCDENAB/LCDM</b> — STN AC bias drive or TFT data enable output. <sup>[19]</sup>
P2[5]/PWM1[6]/ DTR1/ TRACEPKT0/ LCDLP	140 <sup>[1]</sup>	F16 <sup>[1]</sup>	I/O	<b>P2[5]</b> — General purpose digital input/output pin.
			O	<b>PWM1[6]</b> — Pulse Width Modulator 1, channel 6 output.
			O	<b>DTR1</b> — Data Terminal Ready output for UART1.
			O	<b>TRACEPKT0</b> — Trace Packet, bit 0. <sup>[19]</sup>
			O	<b>LCDLP</b> — Line synchronization pulse (STN). Horizontal synchronization pulse (TFT). <sup>[19]</sup>
P2[6]/PCAP1[0]/ RI1/ TRACEPKT1/ LCDVD[0]/ LCDVD[4]	138 <sup>[1]</sup>	E17 <sup>[1]</sup>	I/O	<b>P2[6]</b> — General purpose digital input/output pin.
			I	<b>PCAP1[0]</b> — Capture input for PWM1, channel 0.
			I	<b>RI1</b> — Ring Indicator input for UART1.
			O	<b>TRACEPKT1</b> — Trace Packet, bit 1. <sup>[19]</sup>
			O	<b>LCDVD[0]/LCDVD[4]</b> — LCD data. <sup>[19]</sup>
P2[7]/RD2/ RTS1/ TRACEPKT2/ LCDVD[1]/ LCDVD[5]	136 <sup>[1]</sup>	G16 <sup>[1]</sup>	I/O	<b>P2[7]</b> — General purpose digital input/output pin.
			I	<b>RD2</b> — CAN2 receiver input.
			O	<b>RTS1</b> — Request to Send output for UART1.
			O	<b>TRACEPKT2</b> — Trace Packet, bit 2. <sup>[19]</sup>
			O	<b>LCDVD[1]/LCDVD[5]</b> — LCD data. <sup>[19]</sup>

Table 4. Pin description ...continued

Symbol	Pin	Ball	Type	Description
P2[8]/TD2/TXD2/ TRACEPKT3/ LCDVD[2]/ LCDVD[6]	134 <sup>[1]</sup>	H15 <sup>[1]</sup>	I/O	<b>P2[8]</b> — General purpose digital input/output pin.
			O	<b>TD2</b> — CAN2 transmitter output.
			O	<b>TXD2</b> — Transmitter output for UART2.
			O	<b>TRACEPKT3</b> — Trace packet, bit 3. <sup>[19]</sup>
			O	<b>LCDVD[2]/LCDVD[6]</b> — LCD data. <sup>[19]</sup>
P2[9]/ USB_CONNECT1/ RXD2/EXTIN0/ LCDVD[3]/ LCDVD[7]	132 <sup>[1]</sup>	H16 <sup>[1]</sup>	I/O	<b>P2[9]</b> — General purpose digital input/output pin.
			O	<b>USB_CONNECT1</b> — USB1 SoftConnect control. Signal used to switch an external 1.5 kΩ resistor under the software control. Used with the SoftConnect USB feature.
			I	<b>RXD2</b> — Receiver input for UART2.
			I	<b>EXTIN0</b> — External Trigger Input. <sup>[19]</sup>
			O	<b>LCDVD[3]/LCDVD[7]</b> — LCD data. <sup>[19]</sup>
P2[10]/ $\overline{\text{EINT0}}$	110 <sup>[6]</sup>	N15 <sup>[6]</sup>	I/O	<b>P2[10]</b> — General purpose digital input/output pin. <b>Note:</b> LOW on this pin while RESET is LOW forces on-chip bootloader to take over control of the part after a reset.
			I	$\overline{\text{EINT0}}$ — External interrupt 0 input.
P2[11]/ $\overline{\text{EINT1}}$ / LCDCLKIN/ MCIDAT1/ I2STX_CLK	108 <sup>[6]</sup>	T17 <sup>[6]</sup>	I/O	<b>P2[11]</b> — General purpose digital input/output pin.
			I	$\overline{\text{EINT1}}$ — External interrupt 1 input. <sup>[20]</sup>
			O	<b>LCDCLKIN</b> — LCD clock. <sup>[20]</sup>
			I/O	<b>MCIDAT1</b> — Data line 1 for SD/MMC interface.
			I/O	<b>I2STX_CLK</b> — Transmit Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the <i>I<sup>2</sup>S-bus specification</i> .
P2[12]/ $\overline{\text{EINT2}}$ / LCDVD[4]/ LCDVD[3]/ LCDVD[8]/ LCDVD[18]/ MCIDAT2/ I2STX_WS	106 <sup>[6]</sup>	N14 <sup>[6]</sup>	I/O	<b>P2[12]</b> — General purpose digital input/output pin.
			I	$\overline{\text{EINT2}}$ — External interrupt 2 input. <sup>[20]</sup>
			O	<b>LCDVD[4]/LCDVD[3]/LCDVD[8]/LCDVD[18]</b> — LCD data. <sup>[20]</sup>
			I/O	<b>MCIDAT2</b> — Data line 2 for SD/MMC interface.
			I/O	<b>I2STX_WS</b> — Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the <i>I<sup>2</sup>S-bus specification</i> .
P2[13]/ $\overline{\text{EINT3}}$ / LCDVD[5]/ LCDVD[9]/ LCDVD[19]/ MCIDAT3/ I2STX_SDA	102 <sup>[6]</sup>	T16 <sup>[6]</sup>	I/O	<b>P2[13]</b> — General purpose digital input/output pin.
			I	$\overline{\text{EINT3}}$ — External interrupt 3 input. <sup>[20]</sup>
			O	<b>LCDVD[5]/LCDVD[9]/LCDVD[19]</b> — LCD data. <sup>[20]</sup>
			I/O	<b>MCIDAT3</b> — Data line 3 for SD/MMC interface.
			I/O	<b>I2STX_SDA</b> — Transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the <i>I<sup>2</sup>S-bus specification</i> .
P2[14]/ $\overline{\text{CS2}}$ / CAP2[0]/SDA1	91 <sup>[6]</sup>	R12 <sup>[6]</sup>	I/O	<b>P2[14]</b> — General purpose digital input/output pin.
			O	$\overline{\text{CS2}}$ — LOW active Chip Select 2 signal.
			I	<b>CAP2[0]</b> — Capture input for Timer 2, channel 0.
			I/O	<b>SDA1</b> — I <sup>2</sup> C1 data input/output (this is not an open-drain pin).
P2[15]/ $\overline{\text{CS3}}$ / CAP2[1]/SCL1	99 <sup>[6]</sup>	P13 <sup>[6]</sup>	I/O	<b>P2[15]</b> — General purpose digital input/output pin.
			O	$\overline{\text{CS3}}$ — LOW active Chip Select 3 signal.
			I	<b>CAP2[1]</b> — Capture input for Timer 2, channel 1.
			I/O	<b>SCL1</b> — I <sup>2</sup> C1 clock input/output (this is not an open-drain pin).

Table 4. Pin description ...continued

Symbol	Pin	Ball	Type	Description
P2[16]/CAS	87 <sup>[1]</sup>	R11 <sup>[1]</sup>	I/O	<b>P2[16]</b> — General purpose digital input/output pin.
			O	<b>CAS</b> — LOW active SDRAM Column Address Strobe.
P2[17]/RAS	95 <sup>[1]</sup>	R13 <sup>[1]</sup>	I/O	<b>P2[17]</b> — General purpose digital input/output pin.
			O	<b>RAS</b> — LOW active SDRAM Row Address Strobe.
P2[18]/CLKOUT0	59 <sup>[1]</sup>	U3 <sup>[1]</sup>	I/O	<b>P2[18]</b> — General purpose digital input/output pin.
			O	<b>CLKOUT0</b> — SDRAM clock 0.
P2[19]/CLKOUT1	67 <sup>[1]</sup>	R7 <sup>[1]</sup>	I/O	<b>P2[19]</b> — General purpose digital input/output pin.
			O	<b>CLKOUT1</b> — SDRAM clock 1.
P2[20]/DYCS0	73 <sup>[1]</sup>	T8 <sup>[1]</sup>	I/O	<b>P2[20]</b> — General purpose digital input/output pin.
			O	<b>DYCS0</b> — SDRAM chip select 0.
P2[21]/DYCS1	81 <sup>[1]</sup>	U11 <sup>[1]</sup>	I/O	<b>P2[21]</b> — General purpose digital input/output pin.
			O	<b>DYCS1</b> — SDRAM chip select 1.
P2[22]/DYCS2/ CAP3[0]/SCK0	85 <sup>[1]</sup>	U12 <sup>[1]</sup>	I/O	<b>P2[22]</b> — General purpose digital input/output pin.
			O	<b>DYCS2</b> — SDRAM chip select 2.
			I	<b>CAP3[0]</b> — Capture input for Timer 3, channel 0.
			I/O	<b>SCK0</b> — Serial clock for SSP0.
P2[23]/DYCS3/ CAP3[1]/SSEL0	64 <sup>[1]</sup>	U5 <sup>[1]</sup>	I/O	<b>P2[23]</b> — General purpose digital input/output pin.
			O	<b>DYCS3</b> — SDRAM chip select 3.
			I	<b>CAP3[1]</b> — Capture input for Timer 3, channel 1.
			I/O	<b>SSEL0</b> — Slave Select for SSP0.
P2[24]/CKEOUT0	53 <sup>[1]</sup>	P5 <sup>[1]</sup>	I/O	<b>P2[24]</b> — General purpose digital input/output pin.
			O	<b>CKEOUT0</b> — SDRAM clock enable 0.
P2[25]/CKEOUT1	54 <sup>[1]</sup>	R4 <sup>[1]</sup>	I/O	<b>P2[25]</b> — General purpose digital input/output pin.
			O	<b>CKEOUT1</b> — SDRAM clock enable 1.
P2[26]/CKEOUT2/ MAT3[0]/MISO0	57 <sup>[1]</sup>	T4 <sup>[1]</sup>	I/O	<b>P2[26]</b> — General purpose digital input/output pin.
			O	<b>CKEOUT2</b> — SDRAM clock enable 2.
			O	<b>MAT3[0]</b> — Match output for Timer 3, channel 0.
			I/O	<b>MISO0</b> — Master In Slave Out for SSP0.
P2[27]/CKEOUT3/ MAT3[1]/MOSI0	47 <sup>[1]</sup>	P3 <sup>[1]</sup>	I/O	<b>P2[27]</b> — General purpose digital input/output pin.
			O	<b>CKEOUT3</b> — SDRAM clock enable 3.
			O	<b>MAT3[1]</b> — Match output for Timer 3, channel 1.
			I/O	<b>MOSI0</b> — Master Out Slave In for SSP0.
P2[28]/DQMOUT0	49 <sup>[1]</sup>	P4 <sup>[1]</sup>	I/O	<b>P2[28]</b> — General purpose digital input/output pin.
			O	<b>DQMOUT0</b> — Data mask 0 used with SDRAM and static devices.
P2[29]/DQMOUT1	43 <sup>[1]</sup>	N3 <sup>[1]</sup>	I/O	<b>P2[29]</b> — General purpose digital input/output pin.
			O	<b>DQMOUT1</b> — Data mask 1 used with SDRAM and static devices.
P2[30]/DQMOUT2/ MAT3[2]/SDA2	31 <sup>[1]</sup>	L4 <sup>[1]</sup>	I/O	<b>P2[30]</b> — General purpose digital input/output pin.
			O	<b>DQMOUT2</b> — Data mask 2 used with SDRAM and static devices.
			O	<b>MAT3[2]</b> — Match output for Timer 3, channel 2.
			I/O	<b>SDA2</b> — I <sup>2</sup> C2 data input/output (this is not an open-drain pin).

Table 4. Pin description ...continued

Symbol	Pin	Ball	Type	Description
P2[31]/ DQMOUT3/ MAT3[3]/SCL2	39 <a href="#">[1]</a>	N2 <a href="#">[1]</a>	I/O	<b>P2[31]</b> — General purpose digital input/output pin.
			O	<b>DQMOUT3</b> — Data mask 3 used with SDRAM and static devices.
			O	<b>MAT3[3]</b> — Match output for Timer 3, channel 3.
			I/O	<b>SCL2</b> — I <sup>2</sup> C2 clock input/output (this is not an open-drain pin).
P3[0] to P3[31]			I/O	<b>Port 3:</b> Port 3 is a 32-bit I/O port with individual direction controls for each bit. The operation of port 3 pins depends upon the pin function selected via the pin connect block.
P3[0]/D0	197 <a href="#">[1]</a>	B4 <a href="#">[1]</a>	I/O	<b>P3[0]</b> — General purpose digital input/output pin.
			I/O	<b>D0</b> — External memory data line 0.
P3[1]/D1	201 <a href="#">[1]</a>	B3 <a href="#">[1]</a>	I/O	<b>P3[1]</b> — General purpose digital input/output pin.
			I/O	<b>D1</b> — External memory data line 1.
P3[2]/D2	207 <a href="#">[1]</a>	B1 <a href="#">[1]</a>	I/O	<b>P3[2]</b> — General purpose digital input/output pin.
			I/O	<b>D2</b> — External memory data line 2.
P3[3]/D3	3 <a href="#">[1]</a>	E4 <a href="#">[1]</a>	I/O	<b>P3[3]</b> — General purpose digital input/output pin.
			I/O	<b>D3</b> — External memory data line 3.
P3[4]/D4	13 <a href="#">[1]</a>	F2 <a href="#">[1]</a>	I/O	<b>P3[4]</b> — General purpose digital input/output pin.
			I/O	<b>D4</b> — External memory data line 4.
P3[5]/D5	17 <a href="#">[1]</a>	G1 <a href="#">[1]</a>	I/O	<b>P3[5]</b> — General purpose digital input/output pin.
			I/O	<b>D5</b> — External memory data line 5.
P3[6]/D6	23 <a href="#">[1]</a>	J1 <a href="#">[1]</a>	I/O	<b>P3[6]</b> — General purpose digital input/output pin.
			I/O	<b>D6</b> — External memory data line 6.
P3[7]/D7	27 <a href="#">[1]</a>	L1 <a href="#">[1]</a>	I/O	<b>P3[7]</b> — General purpose digital input/output pin.
			I/O	<b>D7</b> — External memory data line 7.
P3[8]/D8	191 <a href="#">[1]</a>	D8 <a href="#">[1]</a>	I/O	<b>P3[8]</b> — General purpose digital input/output pin.
			I/O	<b>D8</b> — External memory data line 8.
P3[9]/D9	199 <a href="#">[1]</a>	C5 <a href="#">[1]</a>	I/O	<b>P3[9]</b> — General purpose digital input/output pin.
			I/O	<b>D9</b> — External memory data line 9.
P3[10]/D10	205 <a href="#">[1]</a>	B2 <a href="#">[1]</a>	I/O	<b>P3[10]</b> — General purpose digital input/output pin.
			I/O	<b>D10</b> — External memory data line 10.
P3[11]/D11	208 <a href="#">[1]</a>	D5 <a href="#">[1]</a>	I/O	<b>P3[11]</b> — General purpose digital input/output pin.
			I/O	<b>D11</b> — External memory data line 11.
P3[12]/D12	1 <a href="#">[1]</a>	D4 <a href="#">[1]</a>	I/O	<b>P3[12]</b> — General purpose digital input/output pin.
			I/O	<b>D12</b> — External memory data line 12.
P3[13]/D13	7 <a href="#">[1]</a>	C1 <a href="#">[1]</a>	I/O	<b>P3[13]</b> — General purpose digital input/output pin.
			I/O	<b>D13</b> — External memory data line 13.
P3[14]/D14	21 <a href="#">[1]</a>	H2 <a href="#">[1]</a>	I/O	<b>P3[14]</b> — General purpose digital input/output pin.
			I/O	<b>D14</b> — External memory data line 14.
P3[15]/D15	28 <a href="#">[1]</a>	M1 <a href="#">[1]</a>	I/O	<b>P3[15]</b> — General purpose digital input/output pin.
			I/O	<b>D15</b> — External memory data line 15.

Table 4. Pin description ...continued

Symbol	Pin	Ball	Type	Description
P3[16]/D16/ PWM0[1]/TXD1	137 <sup>[1]</sup>	F17 <sup>[1]</sup>	I/O	<b>P3[16]</b> — General purpose digital input/output pin.
			I/O	<b>D16</b> — External memory data line 16.
			O	<b>PWM0[1]</b> — Pulse Width Modulator 0, output 1.
			O	<b>TXD1</b> — Transmitter output for UART1.
P3[17]/D17/ PWM0[2]/RXD1	143 <sup>[1]</sup>	F15 <sup>[1]</sup>	I/O	<b>P3[17]</b> — General purpose digital input/output pin.
			I/O	<b>D17</b> — External memory data line 17.
			O	<b>PWM0[2]</b> — Pulse Width Modulator 0, output 2.
			I	<b>RXD1</b> — Receiver input for UART1.
P3[18]/D18/ PWM0[3]/CTS1	151 <sup>[1]</sup>	C15 <sup>[1]</sup>	I/O	<b>P3[18]</b> — General purpose digital input/output pin.
			I/O	<b>D18</b> — External memory data line 18.
			O	<b>PWM0[3]</b> — Pulse Width Modulator 0, output 3.
			I	<b>CTS1</b> — Clear to Send input for UART1.
P3[19]/D19/ PWM0[4]/DCD1	161 <sup>[1]</sup>	B14 <sup>[1]</sup>	I/O	<b>P3[19]</b> — General purpose digital input/output pin.
			I/O	<b>D19</b> — External memory data line 19.
			O	<b>PWM0[4]</b> — Pulse Width Modulator 0, output 4.
			I	<b>DCD1</b> — Data Carrier Detect input for UART1.
P3[20]/D20/ PWM0[5]/DSR1	167 <sup>[1]</sup>	A13 <sup>[1]</sup>	I/O	<b>P3[20]</b> — General purpose digital input/output pin.
			I/O	<b>D20</b> — External memory data line 20.
			O	<b>PWM0[5]</b> — Pulse Width Modulator 0, output 5.
			I	<b>DSR1</b> — Data Set Ready input for UART1.
P3[21]/D21/ PWM0[6]/DTR1	175 <sup>[1]</sup>	C10 <sup>[1]</sup>	I/O	<b>P3[21]</b> — General purpose digital input/output pin.
			I/O	<b>D21</b> — External memory data line 21.
			O	<b>PWM0[6]</b> — Pulse Width Modulator 0, output 6.
			O	<b>DTR1</b> — Data Terminal Ready output for UART1.
P3[22]/D22/ PCAP0[0]/RI1	195 <sup>[1]</sup>	C6 <sup>[1]</sup>	I/O	<b>P3[22]</b> — General purpose digital input/output pin.
			I/O	<b>D22</b> — External memory data line 22.
			I	<b>PCAP0[0]</b> — Capture input for PWM0, channel 0.
			I	<b>RI1</b> — Ring Indicator input for UART1.
P3[23]/D23/ CAP0[0]/ PCAP1[0]	65 <sup>[1]</sup>	T6 <sup>[1]</sup>	I/O	<b>P3[23]</b> — General purpose digital input/output pin.
			I/O	<b>D23</b> — External memory data line 23.
			I	<b>CAP0[0]</b> — Capture input for Timer 0, channel 0.
			I	<b>PCAP1[0]</b> — Capture input for PWM1, channel 0.
P3[24]/D24/ CAP0[1]/ PWM1[1]	58 <sup>[1]</sup>	R5 <sup>[1]</sup>	I/O	<b>P3[24]</b> — General purpose digital input/output pin.
			I/O	<b>D24</b> — External memory data line 24.
			I	<b>CAP0[1]</b> — Capture input for Timer 0, channel 1.
			O	<b>PWM1[1]</b> — Pulse Width Modulator 1, output 1.
P3[25]/D25/ MAT0[0]/ PWM1[2]	56 <sup>[1]</sup>	U2 <sup>[1]</sup>	I/O	<b>P3[25]</b> — General purpose digital input/output pin.
			I/O	<b>D25</b> — External memory data line 25.
			O	<b>MAT0[0]</b> — Match output for Timer 0, channel 0.
			O	<b>PWM1[2]</b> — Pulse Width Modulator 1, output 2.



Table 4. Pin description ...continued

Symbol	Pin	Ball	Type	Description
P3[26]/D26/ MAT0[1]/ PWM1[3]	55 <sup>[1]</sup>	T3 <sup>[1]</sup>	I/O	<b>P3[26]</b> — General purpose digital input/output pin.
			I/O	<b>D26</b> — External memory data line 26.
			O	<b>MAT0[1]</b> — Match output for Timer 0, channel 1.
			O	<b>PWM1[3]</b> — Pulse Width Modulator 1, output 3.
P3[27]/D27/ CAP1[0]/ PWM1[4]	203 <sup>[1]</sup>	A1 <sup>[1]</sup>	I/O	<b>P3[27]</b> — General purpose digital input/output pin.
			I/O	<b>D27</b> — External memory data line 27.
			I	<b>CAP1[0]</b> — Capture input for Timer 1, channel 0.
			O	<b>PWM1[4]</b> — Pulse Width Modulator 1, output 4.
P3[28]/D28/ CAP1[1]/ PWM1[5]	5 <sup>[1]</sup>	D2 <sup>[1]</sup>	I/O	<b>P3[28]</b> — General purpose digital input/output pin.
			I/O	<b>D28</b> — External memory data line 28.
			I	<b>CAP1[1]</b> — Capture input for Timer 1, channel 1.
			O	<b>PWM1[5]</b> — Pulse Width Modulator 1, output 5.
P3[29]/D29/ MAT1[0]/ PWM1[6]	11 <sup>[1]</sup>	F3 <sup>[1]</sup>	I/O	<b>P3[29]</b> — General purpose digital input/output pin.
			I/O	<b>D29</b> — External memory data line 29.
			O	<b>MAT1[0]</b> — Match output for Timer 1, channel 0.
			O	<b>PWM1[6]</b> — Pulse Width Modulator 1, output 6.
P3[30]/D30/ MAT1[1]/ RTS1	19 <sup>[1]</sup>	H3 <sup>[1]</sup>	I/O	<b>P3[30]</b> — General purpose digital input/output pin.
			I/O	<b>D30</b> — External memory data line 30.
			O	<b>MAT1[1]</b> — Match output for Timer 1, channel 1.
			O	<b>RTS1</b> — Request to Send output for UART1.
P3[31]/D31/ MAT1[2]	25 <sup>[1]</sup>	J3 <sup>[1]</sup>	I/O	<b>P3[31]</b> — General purpose digital input/output pin.
			I/O	<b>D31</b> — External memory data line 31.
			O	<b>MAT1[2]</b> — Match output for Timer 1, channel 2.
P4[0] to P4[31]			I/O	<b>Port 4:</b> Port 4 is a 32-bit I/O port with individual direction controls for each bit. The operation of port 4 pins depends upon the pin function selected via the pin connect block.
P4[0]/A0	75 <sup>[1]</sup>	U9 <sup>[1]</sup>	I/O	<b>P4[0]</b> — General purpose digital input/output pin.
			I/O	<b>A0</b> — External memory address line 0.
P4[1]/A1	79 <sup>[1]</sup>	U10 <sup>[1]</sup>	I/O	<b>P4[1]</b> — General purpose digital input/output pin.
			I/O	<b>A1</b> — External memory address line 1.
P4[2]/A2	83 <sup>[1]</sup>	T11 <sup>[1]</sup>	I/O	<b>P4[2]</b> — General purpose digital input/output pin.
			I/O	<b>A2</b> — External memory address line 2.
P4[3]/A3	97 <sup>[1]</sup>	U16 <sup>[1]</sup>	I/O	<b>P4[3]</b> — General purpose digital input/output pin.
			I/O	<b>A3</b> — External memory address line 3.
P4[4]/A4	103 <sup>[1]</sup>	R15 <sup>[1]</sup>	I/O	<b>P4[4]</b> — General purpose digital input/output pin.
			I/O	<b>A4</b> — External memory address line 4.
P4[5]/A5	107 <sup>[1]</sup>	R16 <sup>[1]</sup>	I/O	<b>P4[5]</b> — General purpose digital input/output pin.
			I/O	<b>A5</b> — External memory address line 5.
P4[6]/A6	113 <sup>[1]</sup>	M14 <sup>[1]</sup>	I/O	<b>P4[6]</b> — General purpose digital input/output pin.
			I/O	<b>A6</b> — External memory address line 6.

Table 4. Pin description ...continued

Symbol	Pin	Ball	Type	Description
P4[7]/A7	121 <a href="#">[1]</a>	L16 <a href="#">[1]</a>	I/O	<b>P4[7]</b> — General purpose digital input/output pin.
			I/O	<b>A7</b> — External memory address line 7.
P4[8]/A8	127 <a href="#">[1]</a>	J17 <a href="#">[1]</a>	I/O	<b>P4[8]</b> — General purpose digital input/output pin.
			I/O	<b>A8</b> — External memory address line 8.
P4[9]/A9	131 <a href="#">[1]</a>	H17 <a href="#">[1]</a>	I/O	<b>P4[9]</b> — General purpose digital input/output pin.
			I/O	<b>A9</b> — External memory address line 9.
P4[10]/A10	135 <a href="#">[1]</a>	G17 <a href="#">[1]</a>	I/O	<b>P4[10]</b> — General purpose digital input/output pin.
			I/O	<b>A10</b> — External memory address line 10.
P4[11]/A11	145 <a href="#">[1]</a>	F14 <a href="#">[1]</a>	I/O	<b>P4[11]</b> — General purpose digital input/output pin.
			I/O	<b>A11</b> — External memory address line 11.
P4[12]/A12	149 <a href="#">[1]</a>	C16 <a href="#">[1]</a>	I/O	<b>P4[12]</b> — General purpose digital input/output pin.
			I/O	<b>A12</b> — External memory address line 12.
P4[13]/A13	155 <a href="#">[1]</a>	B16 <a href="#">[1]</a>	I/O	<b>P4[13]</b> — General purpose digital input/output pin.
			I/O	<b>A13</b> — External memory address line 13.
P4[14]/A14	159 <a href="#">[1]</a>	B15 <a href="#">[1]</a>	I/O	<b>P4[14]</b> — General purpose digital input/output pin.
			I/O	<b>A14</b> — External memory address line 14.
P4[15]/A15	173 <a href="#">[1]</a>	A11 <a href="#">[1]</a>	I/O	<b>P4[15]</b> — General purpose digital input/output pin.
			I/O	<b>A15</b> — External memory address line 15.
P4[16]/A16	101 <a href="#">[1]</a>	U17 <a href="#">[1]</a>	I/O	<b>P4[16]</b> — General purpose digital input/output pin.
			I/O	<b>A16</b> — External memory address line 16.
P4[17]/A17	104 <a href="#">[1]</a>	P14 <a href="#">[1]</a>	I/O	<b>P4[17]</b> — General purpose digital input/output pin.
			I/O	<b>A17</b> — External memory address line 17.
P4[18]/A18	105 <a href="#">[1]</a>	P15 <a href="#">[1]</a>	I/O	<b>P4[18]</b> — General purpose digital input/output pin.
			I/O	<b>A18</b> — External memory address line 18.
P4[19]/A19	111 <a href="#">[1]</a>	P16 <a href="#">[1]</a>	I/O	<b>P4[19]</b> — General purpose digital input/output pin.
			I/O	<b>A19</b> — External memory address line 19.
P4[20]/A20/ SDA2/SCK1	109 <a href="#">[1]</a>	R17 <a href="#">[1]</a>	I/O	<b>P4[20]</b> — General purpose digital input/output pin.
			I/O	<b>A20</b> — External memory address line 20.
			I/O	<b>SDA2</b> — I <sup>2</sup> C2 data input/output (this is not an open-drain pin).
			I/O	<b>SCK1</b> — Serial Clock for SSP1.
P4[21]/A21/ SCL2/SSEL1	115 <a href="#">[1]</a>	M15 <a href="#">[1]</a>	I/O	<b>P4[21]</b> — General purpose digital input/output pin.
			I/O	<b>A21</b> — External memory address line 21.
			I/O	<b>SCL2</b> — I <sup>2</sup> C2 clock input/output (this is not an open-drain pin).
			I/O	<b>SSEL1</b> — Slave Select for SSP1.
P4[22]/A22/ TXD2/MISO1	123 <a href="#">[1]</a>	K14 <a href="#">[1]</a>	I/O	<b>P4[22]</b> — General purpose digital input/output pin.
			I/O	<b>A22</b> — External memory address line 22.
			O	<b>TXD2</b> — Transmitter output for UART2.
			I/O	<b>MISO1</b> — Master In Slave Out for SSP1.

Table 4. Pin description ...continued

Symbol	Pin	Ball	Type	Description
P4[23]/A23/ RXD2/MOSI1	129 <sup>[1]</sup>	J15 <sup>[1]</sup>	I/O	<b>P4[23]</b> — General purpose digital input/output pin.
			I/O	<b>A23</b> — External memory address line 23.
			I	<b>RXD2</b> — Receiver input for UART2.
			I/O	<b>MOSI1</b> — Master Out Slave In for SSP1.
P4[24]/ $\overline{\text{OE}}$	183 <sup>[1]</sup>	B8 <sup>[1]</sup>	I/O	<b>P4[24]</b> — General purpose digital input/output pin.
			O	$\overline{\text{OE}}$ — LOW active Output Enable signal.
P4[25]/ $\overline{\text{WE}}$	179 <sup>[1]</sup>	B9 <sup>[1]</sup>	I/O	<b>P4[25]</b> — General purpose digital input/output pin.
			O	$\overline{\text{WE}}$ — LOW active Write Enable signal.
P4[26]/BLS0	119 <sup>[1]</sup>	L15 <sup>[1]</sup>	I/O	<b>P4[26]</b> — General purpose digital input/output pin.
			O	<b>BLS0</b> — LOW active Byte Lane select signal 0.
P4[27]/BLS1	139 <sup>[1]</sup>	G15 <sup>[1]</sup>	I/O	<b>P4[27]</b> — General purpose digital input/output pin.
			O	<b>BLS1</b> — LOW active Byte Lane select signal 1.
P4[28]/BLS2/ MAT2[0]/LCDVD[6]/ LCDVD[10]/ LCDVD[2]/ TXD3	170 <sup>[1]</sup>	C11 <sup>[1]</sup>	I/O	<b>P4 [28]</b> — General purpose digital input/output pin.
			O	<b>BLS2</b> — LOW active Byte Lane select signal 2.
			O	<b>MAT2[0]</b> — Match output for Timer 2, channel 0. <sup>[21]</sup>
			O	<b>LCDVD[6]/LCDVD[10]/LCDVD[2]</b> — LCD data. <sup>[21]</sup>
			O	<b>TXD3</b> — Transmitter output for UART3.
P4[29]/BLS3/ MAT2[1] LCDVD[7]/ LCDVD[11]/ LCDVD[3]/RXD3	176 <sup>[1]</sup>	B10 <sup>[1]</sup>	I/O	<b>P4[29]</b> — General purpose digital input/output pin.
			O	<b>BLS3</b> — LOW active Byte Lane select signal 3.
			O	<b>MAT2[1]</b> — Match output for Timer 2, channel 1. <sup>[21]</sup>
			O	<b>LCDVD[7]/LCDVD[11]/LCDVD[3]</b> — LCD data. <sup>[21]</sup>
			I	<b>RXD3</b> — Receiver input for UART3.
P4[30]/ $\overline{\text{CS0}}$	187 <sup>[1]</sup>	B7 <sup>[1]</sup>	I/O	<b>P4[30]</b> — General purpose digital input/output pin.
			O	$\overline{\text{CS0}}$ — LOW active Chip Select 0 signal.
P4[31]/ $\overline{\text{CS1}}$	193 <sup>[1]</sup>	A4 <sup>[1]</sup>	I/O	<b>P4[31]</b> — General purpose digital input/output pin.
			O	$\overline{\text{CS1}}$ — LOW active Chip Select 1 signal.
ALARM	37 <sup>[8]</sup>	N1 <sup>[8]</sup>	O	<b>ALARM</b> — RTC controlled output. This is a 1.8 V pin. It goes HIGH when a RTC alarm is generated.
USB_D-2	52	U1	I/O	<b>USB_D-2</b> — USB port 2 bidirectional D- line.
DBGEN	9 <sup>[1][22]</sup>	F4 <sup>[1][22]</sup>	I	<b>DBGEN</b> — JTAG interface control signal. Also used for boundary scanning.
TDO	2 <sup>[1][23]</sup>	D3 <sup>[1][23]</sup>	O	<b>TDO</b> — Test Data Out for JTAG interface.
TDI	4 <sup>[1][22]</sup>	C2 <sup>[1][22]</sup>	I	<b>TDI</b> — Test Data In for JTAG interface.
TMS	6 <sup>[1][22]</sup>	E3 <sup>[1][22]</sup>	I	<b>TMS</b> — Test Mode Select for JTAG interface.
TRST	8 <sup>[1][22]</sup>	D1 <sup>[1][22]</sup>	I	<b>TRST</b> — Test Reset for JTAG interface.
TCK	10 <sup>[1][23]</sup>	E2 <sup>[1][23]</sup>	I	<b>TCK</b> — Test Clock for JTAG interface. This clock must be slower than $\frac{1}{6}$ of the CPU clock (CCLK) for the JTAG interface to operate.
RTCK	206 <sup>[1][22]</sup>	C3 <sup>[1][22]</sup>	I/O	<b>RTCK</b> — JTAG interface control signal. <b>Note:</b> LOW on this pin while $\overline{\text{RESET}}$ is LOW enables ETM pins (P2[9:0]) to operate as Trace port after reset.
RSTOUT	29	K3	O	<b>RSTOUT</b> — This is a 3.3 V pin. LOW on this pin indicates LPC2478 being in Reset state.