



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832


Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



MEMS pressure sensor: 260-1260 hPa absolute digital output barometer with water resistant package

Datasheet - production data



Features

- Pressure sensor with water resistant package
- 260 to 1260 hPa absolute pressure range
- Current consumption down to 3 μ A
- High overpressure capability: 20x full scale
- Embedded temperature compensation
- 24-bit pressure data output
- 16-bit temperature data output
- ODR from 1 Hz to 75 Hz
- SPI and I²C interfaces
- Embedded FIFO
- Interrupt functions: Data Ready, FIFO flags, pressure thresholds
- Supply voltage: 1.7 to 3.6
- ECOPACK[®] lead-free compliant

Applications

- Wearable devices
- Altimeter and barometer for portable devices
- GPS applications
- Weather station equipment

Description

The LPS35HW is an ultra-compact piezoresistive pressure sensor which functions as a digital output barometer. The device comprises a sensing element and an IC interface which communicates through I²C or SPI from the sensing element to the application.

The sensing element, which detects absolute pressure, consists of a suspended membrane manufactured using a dedicated process developed by ST.

The LPS35HW is available in a holed ceramic LGA package. It is guaranteed to operate over a temperature range extending from -40 °C to +85 °C. The package is holed to allow external pressure to reach the sensing element.

Table 1: Device summary table

| Order code | Temperature range [°C] | Package | Packing |
|------------|------------------------|-----------|---------------|
| LPS35HWTR | -40 to +85 °C | CCLGA-10L | Tape and reel |
| LPS35HW | | CCLGA-10L | Tray |

Contents

| | | |
|----------|---|-----------|
| 1 | Block diagram and pin description | 6 |
| 2 | Mechanical and electrical specifications | 8 |
| 2.1 | Mechanical characteristics | 8 |
| 2.2 | Electrical characteristics..... | 9 |
| 2.3 | Communication interface characteristics..... | 9 |
| 2.3.1 | SPI serial peripheral interface | 9 |
| 2.3.2 | I2C inter - IC control interface | 10 |
| 2.4 | Absolute maximum ratings | 12 |
| 3 | Functionality | 13 |
| 3.1 | Sensing element | 13 |
| 3.2 | IC interface..... | 13 |
| 3.3 | Factory calibration..... | 13 |
| 3.4 | How to interpret pressure readings | 13 |
| 4 | FIFO | 15 |
| 4.1 | Bypass mode | 15 |
| 4.2 | FIFO mode | 16 |
| 4.3 | Stream mode..... | 16 |
| 4.4 | Dynamic-Stream mode | 17 |
| 4.5 | Stream-to-FIFO mode | 18 |
| 4.6 | Bypass-to-Stream mode | 19 |
| 4.7 | Bypass-to-FIFO mode..... | 20 |
| 4.8 | Retrieving data from FIFO..... | 20 |
| 5 | Application hints | 21 |
| 5.1 | Soldering information | 22 |
| 6 | Digital interfaces | 23 |
| 6.1 | IC serial interface | 23 |
| 6.2 | I2C serial interface | 23 |
| 6.3 | I2C operation..... | 24 |
| 6.4 | SPI bus interface..... | 25 |
| 6.5 | SPI read..... | 26 |
| 6.6 | SPI write..... | 27 |
| 6.7 | SPI read in 3-wire mode..... | 28 |

| | | |
|-----------|-------------------------------------|-----------|
| 7 | Registers address map | 29 |
| 8 | Register description..... | 31 |
| 8.1 | INTERRUPT_CFG (0Bh) | 31 |
| 8.2 | THS_P_L (0Ch)..... | 32 |
| 8.3 | THS_P_H (0Dh)..... | 32 |
| 8.4 | WHO_AM_I..... | 32 |
| 8.5 | CTRL_REG1 (10h)..... | 33 |
| 8.6 | CTRL_REG2 (11h)..... | 34 |
| 8.7 | CTRL_REG3 (12h)..... | 35 |
| 8.8 | FIFO_CTRL (14h) | 36 |
| 8.9 | REF_P_XL (15h)..... | 37 |
| 8.10 | REF_P_L_16h..... | 37 |
| 8.11 | REF_P_H_17h..... | 37 |
| 8.12 | RPDS_L_18h | 38 |
| 8.13 | RPDS_H_19h..... | 38 |
| 8.14 | RES_CONF_1Ah | 38 |
| 8.15 | INT_SOURCE_25h | 39 |
| 8.16 | FIFO_STATUS_26h..... | 39 |
| 8.17 | STATUS_27h..... | 40 |
| 8.18 | PRESS_OUT_XL_28h | 40 |
| 8.19 | PRESS_OUT_L_29h | 42 |
| 8.20 | PRESS_OUT_H_2Ah | 42 |
| 8.21 | TEMP_OUT_L_2Bh | 42 |
| 8.22 | TEMP_OUT_H_2Ch | 43 |
| 8.23 | LPFP_RES_33h..... | 43 |
| 9 | Package information | 44 |
| 9.1 | CCLGA10L package information..... | 44 |
| 9.2 | CCLGAA10L packing information | 45 |
| 10 | Revision history | 47 |

List of tables

| | |
|---|----|
| Table 1: Device summary table | 1 |
| Table 2: Pin description | 7 |
| Table 3: Pressure and temperature sensor characteristics | 8 |
| Table 4: Electrical characteristics | 9 |
| Table 5: SPI slave timing values..... | 9 |
| Table 6: I ² C slave timing values..... | 10 |
| Table 7: Absolute maximum ratings | 12 |
| Table 8: Serial interface pin description..... | 23 |
| Table 9: I ² C terminology | 23 |
| Table 10: SAD+Read/Write patterns | 24 |
| Table 11: Transfer when master is writing one byte to slave | 24 |
| Table 12: Transfer when master is writing multiple bytes to slave | 24 |
| Table 13: Transfer when master is receiving (reading) one byte of data from slave | 25 |
| Table 14: Transfer when master is receiving (reading) multiple bytes of data from slave | 25 |
| Table 15: Registers address map..... | 29 |
| Table 16: INTERRUPT_CFG (0Bh) register..... | 31 |
| Table 17: WHO_AM_I register..... | 32 |
| Table 18: CTRL_REG1 (10h) register | 33 |
| Table 19: Output data rate bit configurations | 33 |
| Table 20: Low-pass filter configurations | 34 |
| Table 21: CTRL_REG3 (12h) register | 35 |
| Table 22: Interrupt configurations | 35 |
| Table 23: CTRL_REG3 (12h) register | 36 |
| Table 24: FIFO mode selection | 36 |
| Table 25: REF_P_XL (15h) register | 37 |
| Table 26: REF_P_L (16h) register..... | 37 |
| Table 27: REF_P_H (17h) register | 37 |
| Table 28: RPDS_L (18h) register | 38 |
| Table 29: RPDS_H (19h) register..... | 38 |
| Table 30: RES_CONF (1Ah) register | 38 |
| Table 31: INT_SOURCE (25h) register | 39 |
| Table 32: FIFO_STATUS (26h) register | 39 |
| Table 33: FIFO_STATUS example: OVR/FSS details | 39 |
| Table 34: STATUS (27h) register | 40 |
| Table 35: PRESS_OUT_XL (28h) register | 40 |
| Table 36: PRESS_OUT_L (29h) register..... | 42 |
| Table 37: TEMP_OUT_L (2Bh) register | 42 |
| Table 38: TEMP_OUT_H (2Ch) register..... | 43 |
| Table 39: CCLGA (3.5 x 3.5 x 1.85 mm) package mechanical data | 44 |
| Table 40: Reel dimensions for carrier tape of CCLGA10L package | 46 |
| Table 41: Document revision history | 47 |

List of figures

| | |
|---|----|
| Figure 1: Block diagram | 6 |
| Figure 2: Pin connections (bottom view)..... | 6 |
| Figure 3: SPI slave timing diagram..... | 10 |
| Figure 4: I2C slave timing diagram | 11 |
| Figure 5: Pressure readings | 14 |
| Figure 6: Bypass mode | 15 |
| Figure 7: FIFO mode..... | 16 |
| Figure 8: Stream mode | 17 |
| Figure 9: Dynamic-Stream mode..... | 18 |
| Figure 10: Stream-to-FIFO mode | 18 |
| Figure 11: Bypass-to-Stream mode..... | 19 |
| Figure 12: Bypass-to-FIFO mode | 20 |
| Figure 13: LPS35HW electrical connections (top view)..... | 21 |
| Figure 14: Read and write protocol..... | 25 |
| Figure 15: SPI read protocol..... | 26 |
| Figure 16: Multiple byte SPI read protocol (2-byte example) | 27 |
| Figure 17: SPI write protocol | 27 |
| Figure 18: Multiple byte SPI write protocol (2-byte example)..... | 27 |
| Figure 19: SPI read protocol in 3-wire mode | 28 |
| Figure 20: "Threshold based" interrupt event | 32 |
| Figure 21: Interrupt events on INT_DRDY pin..... | 36 |
| Figure 22: Ceramic CCLGA 10L package outline | 44 |
| Figure 23: CCLGA - 10L (3.5 x 3.5 x 1.85 mm) water resistance details | 45 |
| Figure 24: Carrier tape information for CCLGA10L package | 45 |
| Figure 25: CCLGA10L tape and reel package orientation..... | 46 |
| Figure 26: Reel information carrier tape CCLGA10L package | 46 |

1 Block diagram and pin description

Figure 1: Block diagram




Figure 2: Pin connections (bottom view)




Table 2: Pin description

| Pin number | Name | Function |
|------------|-----------------------|---|
| 1 | Vdd_IO | Power supply for I/O pins |
| 2 | SCL SPC | I ² C serial clock (SCL) SPI serial port clock (SPC) |
| 3 | Reserved | Connect to GND |
| 4 | SDA SDI SDI/SDO | I ² C serial data (SDA) 4-wire SPI serial data input (SDI) 3-wire serial data input/output (SDI/SDO) |
| 5 | SDO SA0 | 4-wire SPI serial data output (SDO) I ² C less significant bit of the device address (SA0) |
| 6 | CS | SPI enable I ² C/SPI mode selection (1: SPI idle mode / I ² C communication enabled; 0: SPI communication mode / I ² C disabled) |
| 7 | INT_DRDY | Interrupt or Data Ready |
| 8 | GND | 0 V supply |
| 9 | GND | 0 V supply |
| 10 | VDD | Power supply |

2 Mechanical and electrical specifications

2.1 Mechanical characteristics

VDD= 1.8 V, T = 25 °C, unless otherwise noted.

Table 3: Pressure and temperature sensor characteristics

| Symbol | Parameter | Test condition | Min. | Typ. ^a | Max. | Unit |
|---|--|--|------|---------------------------|------|---------|
| Pressure sensor characteristics | | | | | | |
| PT _{op} | Operating temperature range | | -40 | | +85 | °C |
| PT _{full} | Full accuracy temperature range | | 0 | | +65 | °C |
| P _{op} | Operating pressure range | | 260 | | 1260 | hPa |
| P _{bits} | Pressure output data | | | 24 | | bits |
| P _{sens} | Pressure sensitivity | | | 4096 | | LSB/hPa |
| P _{AccRel} | Relative accuracy over pressure ^b | P= 800 - 1100 hPa T = 25 °C | | ±0.1 | | hPa |
| P _{AccT} | Absolute accuracy over temperature | Pop T= 0 to 65 °C After OPC ^c | | ±1 | | hPa |
| | | Pop T= 0 to 65 °C no OPC ^c | | ±4 | | |
| ODRP _{res} | Pressure output data rate ^a | | | 1 10 25 50 75 | | Hz |
| Temperature sensor characteristics | | | | | | |
| T _{op} | Operating temperature range | | -40 | | +85 | °C |
| T _{sens} | Temperature sensitivity | | | 100 | | LSB/°C |
| T _{acc} | Temperature absolute accuracy | T= 0 to 65 °C | | ±1.5 | | °C |

^a Typical specifications are not guaranteed.

^b By design.

^c OPC: One Point Calibration, see registers RPDS_L/H (18h,19h).

| Symbol | Parameter | Test condition | Min. | Typ. ^a | Max. | Unit |
|------------------|---|----------------|------|---------------------------|------|------|
| ODR _T | Output temperature data rate ^a | | | 1 10 25 50 75 | | Hz |

2.2 Electrical characteristics

VDD= 1.8 V, T = 25 °C, unless otherwise noted.

Table 4: Electrical characteristics

| Symbol | Parameter | Test condition | Min. | Typ. ^b | Max. | Unit |
|--------|-----------------------------------|---------------------------|------|-------------------|---------|------|
| VDD | Supply voltage | | 1.7 | | 3.6 | V |
| Vdd_IO | IO supply voltage | | 1.7 | | Vdd+0.1 | V |
| Idd | Supply current | @ODR 1 Hz LC_EN bit =0 | | 15 | | μA |
| | | @ODR 1 Hz LC_EN bit =1 | | 3 | | |
| IddPdn | Supply current in power-down mode | | | 1 | | μA |

1. Typical specifications are not guaranteed.

2.3 Communication interface characteristics

2.3.1 SPI serial peripheral interface

Subject to general operating conditions for Vdd and TOP.

Table 5: SPI slave timing values

| Symbol | Parameter | Value ^c | | Unit |
|---------------------|----------------------|--------------------|------|------|
| | | Min. | Max. | |
| t _{c(SPC)} | SPI clock cycle | 100 | | ns |
| f _{c(SPC)} | SPI clock frequency | | 10 | MHz |
| t _{su(CS)} | CS setup time | 6 | | ns |
| t _{h(CS)} | CS hold time | 8 | | |
| t _{su(SI)} | SDI input setup time | 5 | | |
| t _{h(SI)} | SDI input hold time | 15 | | |


^a Output data rate is configured acting on ODR[2:0] in CTRL_REG1 (10h)

^b Typical specifications are not guaranteed.

^c Values are guaranteed at 10 MHz clock frequency for SPI with both 4 and 3 wires, based on characterization results, not tested in production.

| Symbol | Parameter | Value ^c | | Unit |
|---------------|-------------------------|--------------------|------|------|
| | | Min. | Max. | |
| $t_{v(SO)}$ | SDO valid output time | | 50 | |
| $t_{h(SO)}$ | SDO output hold time | 9 | | |
| $t_{dis(SO)}$ | SDO output disable time | | 50 | |

Figure 3: SPI slave timing diagram



GAMS20160304EC-1139



Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both ports.

2.3.2 I2C inter - IC control interface

Subject to general operating conditions for Vdd and TOP.

Table 6: I²C slave timing values


| Symbol | Parameter | I ² C standard mode ^a | | I ² C fast mode ^b | | Unit |
|---------------|---------------------|---|------|---|------|------|
| | | Min. | Max. | Min. | Max. | |
| $f_{(SCL)}$ | SCL clock frequency | 0 | 100 | 0 | 400 | kHz |
| $t_{w(SCLL)}$ | SCL clock low time | 4.7 | | 1.3 | | μs |
| $t_{w(SCLH)}$ | SCL clock high time | 4.0 | | 0.6 | | |
| $t_{su(SDA)}$ | SDA setup time | 250 | | 100 | | ns |
| $t_{h(SDA)}$ | SDA data hold time | 0.01 | 3.45 | 0 | 0.9 | μs |

^a Data based on standard I²C protocol requirement, not tested in production.

^b Cb = total capacitance of one bus line, in pF.

| Symbol | Parameter | I ² C standard mode ^a | | I ² C fast mode ^b | | Unit |
|--------------------|--|---|------|---|------|------|
| | | Min. | Max. | Min. | Max. | |
| tr(SDA) tr(SCL) | SDA and SCL rise time | | 1000 | 20+ 0.1Cb(2) | 300 | ns |
| tf(SDA) tf(SCL) | SDA and SCL fall time | | 300 | 20+ 0.1C (2) b | 300 | |
| th(ST) | START condition hold time | 4 | | 0.6 | | μs |
| tsu(SR) | Repeated START condition setup time | 4.7 | | 0.6 | | |
| tsu(SP) | STOP condition setup time | 4 | | 0.6 | | |
| tw(SP:SR) | Bus free time between STOP and START condition | 4.7 | | 1.3 | | |

Figure 4: I2C slave timing diagram



Measurement points are done at $0.2 \cdot V_{dd_IO}$ and $0.8 \cdot V_{dd_IO}$, for both ports.



2.4 Absolute maximum ratings

Stress above those listed as “Absolute maximum ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 7: Absolute maximum ratings

| Symbol | Ratings | Maximum value | Unit |
|------------------|------------------------------------|---------------------|------|
| Vdd | Supply voltage | -0.3 to 4.8 | V |
| Vdd_IO | I/O pins supply voltage | -0.3 to 4.8 | V |
| Vin | Input voltage on any control pin | -0.3 to Vdd_IO +0.3 | V |
| P | Overpressure | 2 | MPa |
| T _{STG} | Storage temperature range | -40 to +125 | °C |
| ESD | Electrostatic discharge protection | 2 (HBM) | kV |

Note: Supply voltage on any pin should never exceed 4.8 V.

| | |
|--|--|
|  | This device is sensitive to mechanical shock, improper handling can cause permanent damage to the part. |
|  | This device is sensitive to electrostatic discharge (ESD), improper handling can cause permanent damage to the part. |

3 Functionality

The LPS35HW is a high resolution, digital output pressure sensor packaged in an HLGA full- mold package. The complete device includes a sensing element based on a piezoresistive Wheatstone bridge approach, and an IC interface which communicates a digital signal from the sensing element to the application.

3.1 Sensing element

An ST proprietary process is used to obtain a silicon membrane for MEMS pressure sensors. When pressure is applied, the membrane deflection induces an imbalance in the Wheatstone bridge piezoresistances whose output signal is converted by the IC interface.

3.2 IC interface

The complete measurement chain is composed of a low-noise amplifier which converts the resistance unbalance of the MEMS sensors (pressure and temperature) into an analog voltage using an analog-to-digital converter. The pressure and temperature data may be accessed through an I²C/SPI interface thus making the device particularly suitable for direct interfacing with a microcontroller. The LPS35HW features a Data-Ready signal which indicates when a new set of measured pressure and temperature data are available, thus simplifying data synchronization in the digital system that uses the device.


3.3 Factory calibration

The trimming values are stored inside the device in a non-volatile structure. When the device is turned on, the trimming parameters are downloaded into the registers to be employed during the normal operation which allows the device to be used without requiring any further calibration.

3.4 How to interpret pressure readings

The pressure data are stored 3 registers: PRESS_OUT_H (2Ah), PRESS_OUT_L (29h), and PRESS_OUT_XL (28h). The value is expressed as 2's complement. To obtain the pressure in hPa, take the two's complement of the complete word and then divide by 4096LSB/hPa.

Figure 5: Pressure readings



4 FIFO

The LPS35HW embeds a 32-slot of 40-bit data FIFO to store the pressure and temperature output values. This allows consistent power saving for the system, since the host processor does not need to continuously poll data from the sensor, but it can wake up only when needed and burst the significant data out from the FIFO. This buffer can work according to seven different modes: Bypass mode, FIFO mode, Stream mode, Dynamic-Stream mode, Stream-to-FIFO mode, Bypass-to-Stream and Bypass-to-FIFO mode. The FIFO buffer is enabled when the FIFO_EN bit in [CTRL_REG2 \(11h\)](#) is set to '1' and each mode is selected by the FIFO_MODE[2:0] bits in [FIFO_CTRL \(14h\)](#). Programmable FIFO threshold status, FIFO overrun events and the number of unread samples stored are available in the [FIFO_STATUS \(26h\)](#) register and can be set to generate dedicated interrupts on the INT_DRDY pad using the [CTRL_REG3 \(12h\)](#) register.

FIFO_STATUS(FTH_FIFO) goes to '1' when the number of unread samples (FIFO_STATUS(FSS5:0)) is greater than or equal to WTM[4:0] in [FIFO_CTRL \(14h\)](#). If FIFO_CTRL(WTM4:0) is equal to 0, FIFO_STATUS(FTH_FIFO) goes to '0'.

FIFO_STATUS(OVRN) is equal to '1' if a FIFO slot is overwritten. FIFO_STATUS(FSS5:0) contains stored data levels of unread samples; when FSS[5:0] is equal to '000000' FIFO is empty, when FSS[5:0] is equal to '100000' FIFO is full and the unread samples are 32.

To guarantee the switching into and out of FIFO mode, discard the first sample acquired.


4.1 Bypass mode

In Bypass mode (FIFO_CTRL(FMODE2:0)=000), the FIFO is not operational and it remains empty.

Bypass mode is also used to reset the FIFO when in FIFO mode.

As described in the next figure, for each channel only the first address is used. When new data is available, the older data is overwritten.

Figure 6: Bypass mode



4.2 FIFO mode


In FIFO mode ($\text{FIFO_CTRL}(\text{FMODE2:0}) = 001$) data from the output [PRESS_OUT_H\(2Ah\)](#), [PRESS_OUT_L\(29h\)](#), [PRESS_OUT_XL\(28h\)](#) and [TEMP_OUT_H\(2Ch\)](#), [TEMP_OUT_L\(2Bh\)](#) are stored in the FIFO until it is overwritten.

To reset FIFO content, Bypass mode the value '000' must be written in $\text{FIFO_CTRL}(\text{FMODE2:0})$. After this reset command it is possible to restart FIFO mode writing the value '001' in $\text{FIFO_CTRL}(\text{FMODE2:0})$.

FIFO buffer memorizes 32 levels of data but the depth of the FIFO can be resized by setting the $\text{CTRL2}(\text{STOP_ON_FTH})$ bit. If the STOP_ON_FTH bit is set to '1', FIFO depth is limited to $\text{FIFO_CTRL}(\text{WTM4:0}) + 1$ data.

A FIFO threshold interrupt can be enabled (F_OVR bit in $\text{CTRL3}(12\text{h})$) in order to be raised when the FIFO is filled to the level specified by the WTM4:0 bits of $\text{FIFO_CTRL}(14\text{h})$. When a FIFO threshold interrupt occurs, the first data has been overwritten and the FIFO stops collecting data from the input pressure and temperature.

Figure 7: FIFO mode




4.3 Stream mode

Stream mode ($\text{FIFO_CTRL}(\text{FMODE2:0}) = 010$) provides continuous FIFO update: as new data arrive, the older is discarded.

Once the entire FIFO has been read, the last data read still remains in the FIFO and hence once a new sample is acquired, the $\text{FIFO_STATUS}(\text{FSS5:0})$ value rises from 0 to 2.

An overrun interrupt can be enabled, $\text{CTRL3}(\text{F_OVR}) = '1'$, in order to inform when the FIFO is full and eventually read its content all at once. If an overrun occurs, the oldest sample in FIFO is overwritten, so if the FIFO was empty, the lost sample has already been read.

Figure 8: Stream mode



In the latter case reading all FIFO content before an overrun interrupt has occurred, the first data read is equal to the last already read in the previous burst, so the number of new data available in FIFO depends on the previous reading.

4.4 Dynamic-Stream mode

In Dynamic-Stream mode (FIFO_CTRL(FMODE2:0) = 110) after emptying the FIFO, the first new sample that arrives becomes the first to be read in a subsequent read burst. In this way the number of new data available in FIFO does not depend on the previous reading.


In Dynamic-Stream mode FIFO_STATUS(FSS5:0) is the number of new pressure and temperature samples available in the FIFO buffer.

Stream Mode is intended to be used reading all 32 samples of FIFO within an ODR after receiving an overrun signal.

Dynamic-Stream is intended to be used to read FIFO_STATUS(FSS5:0) samples when it is not possible to guarantee reading data within an ODR.

Also, a FIFO threshold interrupt on the INT_DRDY pad through CTRL3(F_FTH) can be enabled in order to read data from the FIFO and leave free memory slots for incoming data.

Figure 9: Dynamic-Stream mode




4.5 Stream-to-FIFO mode

In Stream-to-FIFO mode (FIFO_CTRL(FMODE2:0) = 011), FIFO behavior changes according to the INT_SOURCE(IA) bit. When INT_SOURCE(IA) bit is equal to '1', FIFO operates in FIFO mode. When the INT_SOURCE(IA) bit is equal to '0', FIFO operates in Stream mode.

An interrupt generator can be set to the desired configuration through [INTERRUPT_CFG\(0Bh\)](#).

The INTERRUPT_CFG(LIR) bit should be set to '1' in order to have latched interrupt.

Figure 10: Stream-to-FIFO mode




4.6 Bypass-to-Stream mode

In Bypass-to-Stream mode (FIFO_CTRL(FMODE2:0) = '100'), data measurement storage inside FIFO operates in Stream mode when INT_SOURCE(IA) is equal to '1', otherwise FIFO content is reset (Bypass mode). An interrupt generator can be set to the desired configuration through [INTERRUPT_CFG\(0Bh\)](#).

The INTERRUPT_CFG(LIR) bit should be set to '1' in order to have latched interrupt.

Figure 11: Bypass-to-Stream mode




4.7 Bypass-to-FIFO mode

In Bypass-to-FIFO mode (FIFO_CTRL(FMODE2:0) = '111'), data measurement storage inside FIFO operates in FIFO mode when INT_SOURCE(IA) is equal to '1', otherwise FIFO content is reset (Bypass mode). An interrupt generator can be set to the desired configuration through [INTERRUPT_CFG\(0Bh\)](#).

The INTERRUPT_CFG (LIR) bit should be set to '1' in order to have latched interrupt.

Figure 12: Bypass-to-FIFO mode




4.8 Retrieving data from FIFO

FIFO data is read through [PRESS_OUT_H\(2Ah\)](#), [PRESS_OUT_L\(29h\)](#), [PRESS_OUT_XL\(28h\)](#) and [TEMP_OUT_H\(2Ch\)](#), [TEMP_OUT_L\(2Bh\)](#) registers.

Each time data is read from the FIFO, the oldest data are placed in the [PRESS_OUT_H\(2Ah\)](#), [PRESS_OUT_L\(29h\)](#), [PRESS_OUT_XL\(28h\)](#), [TEMP_OUT_H\(2Ch\)](#) and [TEMP_OUT_L\(2Bh\)](#) registers and both single-read and read-burst operations can be used. The reading address is automatically updated by the device and it rolls back to 28h when register 2Ch is reached. In order to read all FIFO levels in a multiple byte reading, 160 bytes (5 output registers by 32 levels) must be read.

5 Application hints

Figure 13: LPS35HW electrical connections (top view)



The device power supply must be provided through the VDD line; power supply decoupling capacitor C1 (100 nF) must be placed as near as possible to the supply pads of the device. Depending on the application, an additional capacitor of 4.7 μ F could be placed on VDD line. The functionality of the device and the measured data outputs are selectable and accessible through the I²C/SPI interface. When using the I²C, CS must be tied to Vdd_IO. All the voltage and ground supplies must be present at the same time to have proper behavior of the IC (refer to [Figure 13: "LPS35HW electrical connections \(top view\)"](#)). It is possible to remove VDD while maintaining Vdd_IO without blocking the communication bus, in this condition the measurement chain is powered off.

5.1 Soldering information

The HLGA package is compliant with the ECOPACK® standard and it is qualified for soldering heat resistance according to JEDEC J-STD-020.

6 Digital interfaces

6.1 IC serial interface

The registers embedded in the LPS35HW may be accessed through both the I²C and SPI serial interfaces. The latter may be SW configured to operate either in 3-wire or 4-wire interface mode. The serial interfaces are mapped onto the same pads. To select/exploit the I²C interface, the CS line must be tied high (i.e. connected to Vdd_IO).

Table 8: Serial interface pin description

| Pin name | Pin description |
|--------------------|--|
| CS | SPI enable I ² C/SPI mode selection (1: SPI idle mode /I ² Ccommunication enabled; 0: SPI communication mode / I ² C disabled) |
| SCL/SPC | I ² C serial clock (SCL) SPI serial port clock (SPC) |
| SDA SDI SDI/SDO | I ² C serial data (SDA) 4-wire SPI serial data input (SDI) 3-wire serial data input /output (SDI/SDO) |
| SDO SAO | SPI serial data output (SDO) I ² C less significant bit of the device address (SA0) |

6.2 I²C serial interface

The LPS35HW I²C is a bus slave. The I²C is employed to write data into registers whose content can also be read back.

The relevant I²C terminology is given in [Table 9: "I²C terminology"](#).

Table 9: I²C terminology

| Term | Description |
|-------------|--|
| Transmitter | The device which sends data to the bus |
| Receiver | The device which receives data from the bus |
| Master | The device which initiates a transfer, generates clock signals and terminates a transfer |
| Slave | The device addressed by the master |

There are two signals associated with the I²C bus: the serial clock line (SCL) and the serial data line (SDA). The latter is a bi-directional line used for sending and receiving the data to/from the interface. Both lines have to be connected to Vdd_IO through pull-up resistors. The I²C interface is compliant with fast mode (400 kHz) I²C standards as well as with the normal mode.

6.3 I2C operation

The transaction on the bus is started through a START (ST) signal. A start condition is defined as a HIGH-to-LOW transition on the data line while the SCL line is held HIGH. After this has been transmitted by the master, the bus is considered busy. The next data byte transmitted after the start condition contains the address of the slave in the first 7 bits and the eighth bit tells whether the master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits after a start condition with its address. If they match, the device considers itself addressed by the master.

The slave address (SAD) associated to the LPS35HW is 101110xb. The SDO/SA0pad can be used to modify the less significant bit of the device address. If the SA0 pad is connected to voltage supply, LSb is '1' (address 1011101b), otherwise if the SA0 pad is connected to ground, the LSb value is '0' (address 1011100b). This solution permits to connect and address two different LPS35HW devices to the same I2C lines.

Data transfer with acknowledge is mandatory. The transmitter must release the SDA line during the acknowledge pulse. The receiver must then pull the data line LOW so that it remains stable low during the HIGH period of the acknowledge clock pulse. A receiver which has been addressed is obliged to generate an acknowledge after each byte of data received.

The I2C embedded inside the ASIC behaves like a slave device and the following protocol must be adhered to. After the start condition (ST) a slave address is sent, once a slave acknowledge has been returned (SAK), an 8-bit sub-address will be transmitted (SUB): the 7 LSB represent the actual register address while the MSB has no meaning. The IF_ADD_INC bit in CTRL2 register (11h) enables sub-address auto increment (IF_ADD_INC is '1' by default), so if IF_ADD_INC = '1' the SUB (sub-address) will be automatically increased to allow multiple data read/write.

The slave address is completed with a Read/Write bit. If the bit is '1' (Read), a repeated START (SR) condition must be issued after the two sub-address bytes; if the bit is '0' (Write) the master will transmit to the slave with direction unchanged. [Table 10: "SAD+Read/Write patterns"](#) explains how the SAD+read/write bit pattern is composed, listing all the possible configurations.

Table 10: SAD+Read/Write patterns

| Command | SAD[6:1] | SAD[0]=SA0 | R/W | SAD+R/W |
|---------|----------|------------|-----|----------------|
| Read | 101110 | 0 | 1 | 10111001 (B9h) |
| Write | 101110 | 0 | 0 | 10111000 (B8h) |
| Read | 101110 | 1 | 1 | 10111011 (BBh) |
| Write | 101110 | 1 | 0 | 10111010 (BAh) |

Table 11: Transfer when master is writing one byte to slave

| | | | | | | | | |
|--------|----|--------|-----|-----|-----|------|-----|----|
| Master | ST | SAD +W | | SUB | | DATA | | SP |
| Slave | | | SAK | | SAK | | SAK | |

Table 12: Transfer when master is writing multiple bytes to slave

| | | | | | | | | | | |
|--------|----|--------|-----|-----|-----|------|-----|------|-----|----|
| Master | ST | SAD+ W | | SUB | | DATA | | DATA | | SP |
| Slave | | | SAK | | SAK | | SAK | | SAK | |

Table 13: Transfer when master is receiving (reading) one byte of data from slave

| | | | | | | | | | | | |
|--------|----|--------|-----|-----|-----|----|--------|-----|------|------|----|
| Master | ST | SAD+ W | | SUB | | SR | SAD+ R | | | NMAK | SP |
| Slave | | | SAK | | SAK | | | SAK | DATA | | |

Table 14: Transfer when master is receiving (reading) multiple bytes of data from slave

| | | | | | | | | | | | | | | | |
|------------|--------|-----------|---------|---------|---------|--------|-----------|---------|----------|---------|----------|---------|----------|----------|--------|
| Mast er | S T | SAD+ W | | SU B | | S R | SAD+ R | | | MA K | | MA K | | NMA K | S P |
| Slave | | | SA K | | SA K | | | SA K | DAT A | | DAT A | | DAT A | | |

Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number of bytes transferred per transfer is unlimited. Data is transferred with the most significant bit (MSb) first. If a receiver can't receive another complete byte of data until it has performed some other functions, it can hold the clock line, SCL LOW to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for another byte and releases the data line. If a slave receiver does not acknowledge the slave address (i.e. it is not able to receive because it is performing some real-time function) the data line must be kept HIGH by the slave. The master can then abort the transfer. A LOW-to-HIGH transition on the SDA line while the SCL line is HIGH is defined as a STOP condition. Each data transfer must be terminated by the generation of a STOP (SP) condition.


In order to read multiple bytes incrementing the register address, it is necessary to assert the most significant bit of the sub-address field. In other words, SUB(7) must be equal to 1 while SUB(6-0) represents the address of the first register to be read.

In the presented communication format MAK is Master acknowledge and NMAK is no master acknowledge.

6.4 SPI bus interface

The LPS35HW SPI is a bus slave. The SPI allows writing to and reading from the registers of the device. The serial interface interacts with the outside world with 4 wires: CS, SPC, SDI and SDO.

Figure 14: Read and write protocol



CS is the serial port enable and it is controlled by the SPI master. It goes low at the start of the transmission and returns to high at the end. **SPC** is the serial port clock and it is controlled by the SPI master. It is stopped high when **CS** is high (no transmission). **SDI** and **SDO** are respectively the serial port data input and output. Those lines are driven at the falling edge of SPC and should be captured at the rising edge of SPC. Both the read