

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










LRI2K

13.56 MHz, 2048-bit EEPROM tag IC with 64-bit UID and kill code, ISO 15693 and ISO 18000-3 Mode 1 compliant

Features

- ISO 15693 standard fully compliant
- ISO 18000-3 Mode 1 standard fully compliant
- 13.56 MHz ±7k Hz carrier frequency
- To tag: 10% or 100% ASK modulation using 1/4 (26 Kbit/s) or 1/256 (1.6 Kbit/s) pulse position coding
- From tag: load modulation using Manchester coding with 423 kHz and 484 kHz subcarriers in low (6.6 Kbit/s) or high (26 Kbit/s) data rate mode. Supports the 53 Kbit/s data rate with Fast commands
- Internal tuning capacitor (21 pF, 23.5 pF, 28.5 pF, 97 pF)
- 1 000 000 Erase/Write cycles (minimum)
- 40 year data retention (minimum)
- 2048 bits EEPROM with Block Lock feature
- 64-bit unique identifier (UID)
- Electrical article surveillance capable (software controlled)
- Kill function
- Read & Write (Block of 32 bits)
- 5 ms programming time
- Packages
 - ECOPACK® (RoHS compliant)



Contents

Contents

1	Desc	cription		10
	1.1	Memoi	ry mapping	11
	1.2	Comm	nands	12
	1.3	Initial c	dialogue for vicinity cards	13
		1.3.1	Power transfer	13
		1.3.2	Frequency	13
		1.3.3	Operating field	13
2	Com	nmunica	ation signal from VCD to LRI2K	14
3	Data	rate an	nd data coding	15
	3.1	Data c	coding mode: 1 out of 256	15
	3.2	Data c	coding mode: 1 out of 4	17
	3.3	VCD to	o LRI2K frames	18
	3.4	Start o	of frame (SOF)	
4	Com	nmunica	ations signal from LRI2K to VCD	19
	4.1	Load n	modulation	19
	4.2	Subca	rrier	19
	4.3	Data ra	ates	19
5	Bit r	epresen	ntation and coding	20
	5.1	Bit cod	ding using one subcarrier	20
		5.1.1	High data rate	20
		5.1.2	Low data rate	21
	5.2	Bit cod	ding using two subcarriers	22
		5.2.1	High data rate	22
		5.2.2	Low data rate	22
6	LRI2	K to VC	CD frames	23
	6.1	SOF w	vhen using one subcarrier	23
		6.1.1	High data rate	23
		6.1.2	Low data rate	24

LRI2K Contents

	6.2	SOF when using two subcarriers 24
		6.2.1 High data rate
		6.2.2 Low data rate
	6.3	EOF when using one subcarrier
		6.3.1 High data rate
		6.3.2 Low data rate
	6.4	EOF when using two subcarriers
		6.4.1 High data rate
		6.4.2 Low data rate
7	Uniq	ue identifier (UID)27
8	Appl	ication family identifier (AFI)28
9	Data	storage format identifier (DSFID)
	9.1	CRC 29
10	LRI2	K protocol description
11	LRI2	K states
	11.1	Power-off state
	11.2	Ready state
	11.3	Quiet state
	11.4	Selected state
12	Mode	es
	12.1	Addressed mode
	12.2	Non-Addressed mode (general request)
	12.3	Select mode 34
13	Requ	uest format3ຢ
	13.1	Request flags 35
14	Resp	oonse format
	14.1	Response flags
	14.2	Response error code

Contents

15	Antic 15.1	ollision	
16	Requ	est processing by the LRI2K	41
17	Expla	nation of the possible cases	42
18	Inven	tory Initiated command	44
19	Timin	g definition	45
	19.1	t1: LRI2K response delay	45
	19.2	t2: VCD new request delay	45
	19.3	t_3 : VCD new request delay in the absence of a response from the LRI2K	45
20	Comr	mands codes	46
	20.1	Inventory	47
	20.2	Stay Quiet	48
	20.3	Read Single Block	49
	20.4	Write Single Block	51
	20.5	Lock Block	52
	20.6	Read Multiple Block	53
	20.7	Select	55
	20.8	Reset to Ready	56
	20.9	Write AFI	57
	20.10	Lock AFI	58
	20.11	Write DSFID	59
	20.12	Lock DSFID	60
	20.13	Get System Info	61
	20.14	Get Multiple Block Security Status	62
	20.15	Kill	64
	20.16	Write Kill	65
	20.17	Lock Kill	66
	20.18	Fast Read Single Block	68
	20.19	Fast Inventory Initiated	70
	20.20	Fast Initiate	71

LRI2K Contents

	20.21	Fast Read Multiple Block	72
	20.22	Inventory Initiated	74
	20.23	Initiate	75
21	Maxir	mum rating	76
22	DC ar	nd AC parameters	77
23	Packa	age mechanical	79
24	Part r	numbering	83
Appendix	KA A	nticollision algorithm (Informative)	84
	A.1	Algorithm for pulsed slots	84
Appendix	кВ С	RC (Informative)	85
	B.1	CRC error detection method	85
	B.2	CRC calculation example	85
	B.3	Application family identifier (AFI) (informative)	87
Revision	histor	у	88

List of tables LRI2K

List of tables

Table 1.	Signal names	10
Table 2.	LRI2K memory map	11
Table 3.	10% modulation parameters	14
Table 4.	Response data rate	19
Table 5.	UID format	
Table 6.	CRC transmission rules	29
Table 7.	VCD request frame format	30
Table 8.	LRI2K response frame format	30
Table 9.	LRI2K response depending on request flags	33
Table 10.	General request format	35
Table 11.	Definitions of request flags 1 to 4	35
Table 12.	Request flags 5 to 8 when bit 3 = 0	36
Table 13.	Request flags 5 to 8 when bit 3 = 1	36
Table 14.	General response format	37
Table 15.	Definitions of response flags 1 to 8	37
Table 16.	Response error code definition	
Table 17.	Inventory request format	39
Table 18.	Example of the addition of 0-bits to an 11-bit mask value	39
Table 19.	Timing values	
Table 20.	Command codes	46
Table 21.	Inventory request format	
Table 22.	Inventory response format	
Table 23.	Stay Quiet request format	48
Table 24.	Read Single Block request format	49
Table 25.	Read Single Block response format when Error_Flag is NOT set	49
Table 26.	Block Locking status	
Table 27.	Read Single Block response format when Error_Flag is set	
Table 28.	Write Single Block request format	
Table 29.	Write Single Block response format when Error_Flag is NOT set	
Table 30.	Write Single Block response format when Error_Flag is set	
Table 31.	Lock Single Block request format	
Table 32.	Lock Block response format when Error_Flag is NOT set	
Table 33.	Lock Block response format when Error_Flag is set	
Table 34.	Read Multiple Block request format	
Table 35.	Read Multiple Block response format when Error_Flag is NOT set	
Table 36.	Block Locking status	
Table 37.	Read Multiple Block response format when Error_Flag is set	
Table 38.	Select request format	55
Table 39.	Select Block response format when Error_Flag is NOT set	
Table 40.	Select response format when Error_Flag is set	
Table 41.	Reset to Ready request format	
Table 42.	Reset to Ready response format when Error_Flag is NOT set	
Table 43.	Reset to ready response format when Error_Flag is set	
Table 44.	Write AFI request format.	
Table 45.	Write AFI response format when Error_Flag is NOT set	
Table 46.	Write AFI response format when Error_Flag is set	
Table 47.	Lock AFI request format	
Table 48	Lock AFI response format when Error Flag is NOT set	58

LRI2K List of tables

Table 49. Table 50.	Lock AFI response format when Error_Flag is set	
Table 50.	Write DSFID request format when Error_Flag is NOT set	
Table 51.	Write DSFID response format when Error_Flag is set	
Table 52.	Lock DSFID request format	
Table 53.	Lock DSFID request format	
Table 54.		
	Lock DSFID response format when Error_Flag is set	
Table 56. Table 57.	Get System Info request format	
	Get System Info response format when Error_Flag is set	
Table 58. Table 59.		
Table 59.	Get Multiple Block Security Status request format	02
Table 60.	Block Locking status	
Table 61.	Get Multiple Block Security Status response format when Error_Flag is set	
Table 62.	Kill request format	
Table 63.	Kill response format when Error_Flag is NOT set	
Table 65.	Kill response format when Error_Flag is set	
Table 65.	Write Kill request format	
Table 66.	Write Kill response format when Error_Flag is NOT set	
Table 67.		
Table 69.	Write Kill response format when Error_Flag is set	
Table 70.	Lock Kill response format when Error_Flag is NOT set	
Table 70.	Lock Kill response format when Error Flag is set	
Table 71.	Fast Read Single Block request format	
Table 72.	Fast Read Single Block response format when Error_Flag is NOT set	
Table 73.	Block Locking status	
Table 75.	Fast Read Single Block response format when Error_Flag is set	
Table 75.	Fast Inventory Initiated request format	
Table 70.	Fast Inventory Initiated request format	
Table 77.	Fast Initiate request format	
Table 70.	Fast Initiate response format	
Table 80.	Fast Read Multiple Block request format	
Table 81.	Fast Read Multiple Block response format when Error_Flag is NOT set	
Table 82.	Block Locking status if Option_Flag is set	
Table 83.	Fast Read Multiple Block response format when Error_Flag is set	72
Table 84.	Inventory Initiated request format	74
Table 85.	Inventory Initiated response format	
Table 86.	Initiate request format	
Table 87.	Initiate Initiated response format	
Table 88.	Absolute maximum ratings	
Table 89.	AC characteristics	
Table 90.	DC characteristics.	
Table 91.	Operating conditions	
Table 92.	A1 antenna on tape mechanical data	
Table 93.	A6 antenna on tape mechanical data	
Table 94.	A7 antenna on tape mechanical data	
Table 95.	UFDFPN8 - 8-lead ultra thin fine pitch dual flat package no lead (MLP)	
	mechanical data	82
Table 96.	Ordering information scheme	
Table 97.	CRC definition.	
Table 98.	AFI coding.	
Table 99.	Document revision history	
	·	

List of figures LRI2K

List of figures

Figure 1.	Pad connections	10
Figure 2.	MLP connections	10
Figure 3.	100% modulation waveform	14
Figure 4.	10% modulation waveform	14
Figure 5.	1 out of 256 coding mode	15
Figure 6.	Detail of one time period	16
Figure 7.	1 out of 4 coding mode	17
Figure 8.	1 out of 4 coding example	
Figure 9.	SOF to select 1 out of 256 data coding mode	
Figure 10.	SOF to select 1 out of 4 data coding mode	
Figure 11.	EOF for either data coding mode	
Figure 12.	Logic 0, high data rate	
Figure 13.	Logic 0, high data rate x2	
Figure 14.	Logic 1, high data rate	
Figure 15.	Logic 1, high data rate x2	
Figure 16.	Logic 0, low data rate	
Figure 17.	Logic 0, low data rate x2	
Figure 18.	Logic 1, low data rate	
Figure 19.	Logic 1, low data rate x2	
Figure 20.	Logic 0, high data rate	
Figure 21.	Logic 1, high data rate	
Figure 22.	Logic 0, low data rate	
Figure 23.	Logic 1, low data rate	
Figure 24.	Start of frame, high data rate, one subcarrier	
Figure 25.	Start of frame, high data rate, one subcarrier x2	
Figure 26.	Start of frame, low data rate, one subcarrier	
Figure 27.	Start of frame, low data rate, one subcarrier x2	
Figure 28.	Start of frame, high data rate, two subcarriers	
Figure 29.	Start of frame, low data rate, two subcarriers	
Figure 30.	End of frame, high data rate, one subcarrier	
Figure 31.	End of frame, high data rate, one subcarrier x2	
Figure 32.	End of frame, low data rate, one subcarrier	
Figure 33.	End of frame, low data rate, one subcarrier x2	
Figure 34.	End of frame, high data rate, two subcarriers	
Figure 35.	End of frame, low data rate, two subcarriers	
Figure 36.	LRI2K decision tree for AFI	
Figure 37.	LRI2K protocol timing	
Figure 38.	LRI2K state transition diagram	
Figure 39.	Principle of comparison between the mask, the slot number and the UID	
Figure 40.	Description of a possible anticollision sequence	
Figure 41.	Stay Quiet frame exchange between VCD and LRI2K	
Figure 42.	READ Single Block frame exchange between VCD and LRI2K	
Figure 43.	Write Single Block frame exchange between VCD and LRI2K	
Figure 44.	Lock Block frame exchange between VCD and LRI2K	
Figure 45.	Read Multiple Block frame exchange between VCD and LRI2K	
Figure 46.	Select frame exchange between VCD and LRI2K	
Figure 47.	Reset to Ready frame exchange between VCD and LRI2K	
Figure 48	Write AFI frame exchange between VCD and I RI2K	57

LRI2K List of figures

Figure 49.	Lock AFI frame exchange between VCD and LRI2K	58
Figure 50.	Write DSFID frame exchange between VCD and LRI2K	
Figure 51.	Lock DSFID frame exchange between VCD and LRI2K	
Figure 52.	Get System Info frame exchange between VCD and LRI2K	61
Figure 53.	Get Multiple Block Security Status frame exchange between VCD and LRI2K	63
Figure 54.	Kill frame exchange between VCD and LRI2K	
Figure 55.	Write Kill frame exchange between VCD and LRI2K	
Figure 56.	Lock Kill frame exchange between VCD and LRI2K	67
Figure 57.	Fast Read Single Block frame exchange between VCD and LRI2K	69
Figure 58.	Fast Initiate frame exchange between VCD and LRI2K	71
Figure 59.	Fast Read Multiple Block frame exchange between VCD and LRI2K	73
Figure 60.	Initiate frame exchange between VCD and LRI2K	75
Figure 61.	LRI2K synchronous timing, transmit and receive	
Figure 62.	A1 Antenna on tape outline	
Figure 63.	A6 antenna on tape outline	
Figure 64.	A7 antenna on tape outline	
Figure 65.	UFDFPN8 - 8-lead ultra thin fine pitch dual flat package no lead (MLP) outline	

577

Description LRI2K

1 Description

The LRI2K is a contactless memory powered by the received carrier electromagnetic wave. It is a 2048-bit electrically erasable programmable memory (EEPROM). The memory is organized as 64 blocks of 32 bits. The LRI2K is accessed via the 13.56 MHz carrier electromagnetic wave on which incoming data are demodulated from the received signal amplitude modulation (ASK: amplitude shift keying). The received ASK wave is 10% or 100% modulated with a data rate of 1.6 Kbit/s using the 1/256 pulse coding mode or a data rate of 26 Kbit/s using the 1/4 pulse coding mode.

Outgoing data are generated by the LRI2K load variation using Manchester coding with one or two subcarrier frequencies at 423 kHz and 484 kHz. Data are transferred from the LRI2K at 6.6 Kbit/s in low data rate mode and 26 Kbit/s fast data rate mode. The LRI2K supports 53 Kbit/s in high data rate mode with one subcarrier frequency at 423 kHz.

The LRI2K follows the ISO 15693 recommendation for radio-frequency power and signal interface.

Figure 1. Pad connections





Table 1. Signal names

Signal name	Function
AC1	Antenna coil
AC0	Antenna coil

Figure 2. MLP connections



1. n/c means not connected internally.

LRI2K Description

1.1 Memory mapping

The LRI2K is divided into 64 blocks of 32 bits. Each block can be individually write-protected using the Lock command.

Table 2. LRI2K memory map

Add	0 7	8 15	16 23	24 31	
0		User area			
1		User	area		
2		User	area		
3		User	area		
4		User	area		
5		User	area		
6		User	area		
7		User	area		
8		User area			
		User area			
		User area			
		User area			
60	User area				
61		User area			
62		User area			
63	User area				
	UID 0	UID 1	UID 2	UID 3	
	UID 4	UID 4 UID 5 UID 6 UID 7			
	AFI DSFID				
	KILL code				

The User area consists of blocks that are always accessible in read mode. Write operations are possible if the addressed block is not protected. During a write operation, the 32 bits of the block are replaced by the new 32-bit value.

The LRI2K also has a 64-bit block that is used to store the 64-bit unique identifier (UID). The UID is compliant to the ISO 15963 description, and its value is used during the anticollision sequence (Inventory). This block is not accessible by the user and its value is written by ST on the production line.

The LRI2K also includes an AFI register in which the application family identifier is stored, and a DSFID register in which the data storage family identifier used in the anticollision algorithm is stored. The LRI2K has an additional 32-bit block in which the kill code is stored.

Description LRI2K

1.2 Commands

The LRI2K supports the following commands:

- *Inventory*, used to perform the anticollision sequence.
- **Stay Quiet**, used to put the LRI2K in quiet mode, where it does not respond to any inventory command.
- **Select**, used to select the LRI2K. After this command, the LRI2K processes all Read/Write commands with Select_Flag set.
- Reset To Ready, used to put the LRI2K in the ready state.
- *Read Block*, used to output the 32 bits of the selected block and its locking status.
- Write Block, used to write the 32-bit value in the selected block, provided that it is not locked.
- Lock Block, used to lock the selected block. After this command, the block cannot be modified.
- Read Multiple Blocks, used to read the selected blocks and send back their value.
- Write AFI, used to write the 8-bit value in the AFI register.
- Lock AFI, used to lock the AFI register.
- Write DSFID, used to write the 8-bit value in the DSFID register.
- Lock DSFID, used to lock the DSFID register.
- Get System Info, used to provide the system information value
- Get Multiple Block Security Status, used to send the security status of the selected block.
- *Initiate*, used to trigger the tag response to the Inventory Initiated sequence.
- Inventory Initiated, used to perform the anticollision sequence triggered by the Initiate command.
- *Kill*, used to definitively deactivate the tag.
- Write Kill, used to write the 32-bit Kill code value
- Lock Kill, used to lock the Kill Code register.
- Fast Initiate, used to trigger the tag response to the Inventory Initiated sequence.
- Fast Inventory Initiated, used to perform the anticollision sequence triggered by the Initiate command.
- Fast Read Block, used to output the 32 bits of the selected block and its locking status.
- Fast Read Multiple Blocks, used to read the selected blocks and send back their value.

LRI2K Description

1.3 Initial dialogue for vicinity cards

The dialog between the vicinity coupling device (VCD) and the vicinity integrated circuit card or VICC (LRI2K) takes place as follows:

- activation of the LRI2K by the RF operating field of the VCD
- transmission of a command by the VCD
- transmission of a response by the LRI2K

These operations use the RF power transfer and communication signal interface described below (see *Power transfer*, *Frequency* and *Operating field*). This technique is called RTF (Reader Talk First).

1.3.1 Power transfer

Power is transferred to the LRI2K by radio frequency at 13.56 MHz via coupling antennas in the LRI2K and the VCD. The RF operating field of the VCD is transformed on the LRI2K antenna as an AC voltage which is rectified, filtered and internally regulated. The amplitude modulation (ASK) on this received signal is demodulated by the ASK demodulator.

1.3.2 Frequency

The ISO 15693 standard defines the carrier frequency (f_c) of the operating field as 13.56 MHz \pm 7 kHz.

1.3.3 Operating field

The LRI2K operates continuously between H_{min} and H_{max} .

- The minimum operating field is H_{min} and has a value of 150 mA/m rms.
- The maximum operating field is H_{max} and has a value of 5 A/m rms.

A VCD must generate a field of at least H_{min} and not exceeding H_{max} in the operating volume.

2 Communication signal from VCD to LRI2K

Communications between the VCD and the LRI2K take place using the modulation principle of ASK (amplitude shift keying). Two modulation indexes are used, 10% and 100%. The LRI2K decodes both. The VCD determines which index is used.

The modulation index is defined as [a - b]/[a + b] where a is the peak signal amplitude and b the minimum signal amplitude of the carrier frequency.

Depending on the choice made by the VCD, a "pause" will be created as described in *Figure 3* and *Figure 4*.

The LRI2K is operational for any degree of modulation index between 10% and 30%.

Figure 3. 100% modulation waveform





Table 3. 10% modulation parameters

Symbol	Parameter definition	Value
hr	0.1 x (a – b)	max
hf	0.1 x (a – b)	max

Figure 4. 10% modulation waveform



3 Data rate and data coding

The data coding implemented in the LRI2K uses pulse position modulation. Both data coding modes that are described in the ISO 15693 are supported by the LRI2K. The selection is made by the VCD and indicated to the LRI2K within the start of frame (SOF).

3.1 Data coding mode: 1 out of 256

The value of one single byte is represented by the position of one pause. The position of the pause on 1 of 256 successive time periods of 18.88 μ s (256/f_C), determines the value of the byte. In this case the transmission of one byte takes 4.833 ms and the resulting data rate is 1.65 kbits/s (f_C/8192).

Figure 5 illustrates this pulse position modulation technique. In this Figure, data E1h (225 decimal) is sent by the VCD to the LRI2K.

The pause occurs during the second half of the position of the time period that determines the value, as shown in *Figure 6*.

A pause during the first period transmits the data value 00h. A pause during the last period transmits the data value FFh (255 decimal).




Figure 5. 1 out of 256 coding mode

577




Figure 6. Detail of one time period

3.2 Data coding mode: 1 out of 4

The value of 2 bits is represented by the position of one pause. The position of the pause on 1 of 4 successive time periods of 18.88 μ s (256/f_C) determines the value of the 2 bits. Four successive pairs of bits form a byte, where the least significant pair of bits is transmitted first.

In this case the transmission of one byte takes 302.08 μ s and the resulting data rate is 26.48 kbit/s ($f_{\rm C}/512$). *Figure 7* illustrates the 1 out of 4 pulse position technique and coding. *Figure 8* shows the transmission of E1h (225d - 1110 0001b) by the VCD.

Figure 7. 1 out of 4 coding mode





Figure 8. 1 out of 4 coding example



577

3.3 VCD to LRI2K frames

Frames are delimited by a start of frame (SOF) and an end of frame (EOF). They are implemented using code violation. Unused options are reserved for future use.

The LRI2K is ready to receive a new command frame from the VCD 311.5 μ s (t_2) after sending a response frame to the VCD.

The LRI2K takes a Power-On time of 0.1 ms after being activated by the powering field. After this delay, the LRI2K is ready to receive a command frame from the VCD.

3.4 Start of frame (SOF)

The SOF defines the data coding mode the VCD is to use for the following command frame.

The SOF sequence described in *Figure 9* selects the 1 out of 256 data coding mode.

The SOF sequence described in *Figure 10* selects the 1 out of 4 data coding mode.

The EOF sequence for either coding mode is described in Figure 11.

Figure 9. SOF to select 1 out of 256 data coding mode




Figure 10. SOF to select 1 out of 4 data coding mode





Figure 11. EOF for either data coding mode



4 Communications signal from LRI2K to VCD

The LRI2K has several modes defined for some parameters, owing to which it can operate in different noise environments and meet different application requirements.

4.1 Load modulation

The LRI2K is capable of communication with the VCD via an inductive coupling area whereby the carrier is loaded to generate a subcarrier with frequency f_S . The subcarrier is generated by switching a load in the LRI2K.

The load-modulated amplitude received on the VCD antenna shall be at least 10 mV when measured as described in the test methods defined in International Standard ISO 10373-7.

4.2 Subcarrier

The LRI2K supports the one-subcarrier and two-subcarrier response formats. These formats are selected by the VCD using the first bit in the protocol header. When one subcarrier is used, the frequency $f_{\rm S1}$ of the subcarrier load modulation is 423.75 kHz ($f_{\rm C}/32$). When two subcarriers are used, frequency $f_{\rm S1}$ is 423.75 kHz ($f_{\rm C}/32$), and frequency $f_{\rm S2}$ is 484.28 kHz ($f_{\rm C}/28$). When using the two-subcarrier mode, the LRI2K generates a continuous phase relationship between $f_{\rm S1}$ and $f_{\rm S2}$.

4.3 Data rates

The LRI2K can respond using the low or the high data rate format. The selection of the data rate is made by the VCD using the second bit in the protocol header. It also supports the x2 mode available on all the Fast commands. *Table 4* shows the different data rates produced by the LRI2K using the different response format combinations.

Table 4. Response data rate

Data rate		One subcarrier	Two subcarriers
Low	Standard commands	6.62 kbits/s (f _c /2048)	6.67 kbits/s (f _c /2032)
	Fast commands	13.24 kbits/s (f _C /1024)	not applicable
High	Standard commands	26.48 kbits/s (f _c /512)	26.69 kbits/s (f _c /508)
	Fast commands	52.97 kbits/s (f _c /256)	not applicable

19/89

5 Bit representation and coding

Data bits are encoded using Manchester coding, according to the following schemes. For the low data rate, the same subcarrier frequency or frequencies is/are used, in this case the number of pulses is multiplied by 4 and all times are increased by this factor. For the Fast commands using one subcarrier, all pulse numbers and times are divided by 2.

5.1 Bit coding using one subcarrier

5.1.1 High data rate


A logic 0 starts with 8 pulses at 423.75 kHz ($f_{\rm C}/32$) followed by an unmodulated time of 18.88 µs as shown in *Figure 12*.

Figure 12. Logic 0, high data rate




For the Fast commands, a logic 0 starts with 4 pulses at 423.75 kHz ($f_{\rm C}/32$) followed by an unmodulated time of 9.44 μ s as shown in *Figure 13*.

Figure 13. Logic 0, high data rate x2




A logic 1 starts with an unmodulated time of 18.88 μ s followed by 8 pulses at 423.75 kHz ($f_{\rm C}/32$) as shown in *Figure 14*.

Figure 14. Logic 1, high data rate



For the Fast commands, a logic 1 starts with an unmodulated time of 9.44 μ s followed by 4 pulses at 423.75 kHz ($f_{\rm C}/32$) as shown in *Figure 15*.

Figure 15. Logic 1, high data rate x2




577

5.1.2 Low data rate


A logic 0 starts with 32 pulses at 423.75 kHz ($f_{\rm C}/32$) followed by an unmodulated time of 75.52 µs as shown in *Figure 16*.

Figure 16. Logic 0, low data rate




For the fast commands, a logic 0 starts with 16 pulses of 423,75 kHz ($f_{\rm C}/32$) followed by an unmodulated time of 37,76 µs as shown in *Figure 17*.

Figure 17. Logic 0, low data rate x2




A logic 1 starts with an unmodulated time of 75,52 μ s followed by 32 pulses of 423,75 kHz ($f_{\rm C}/32$) as shown in *Figure 18*.

Figure 18. Logic 1, low data rate



For the Fast commands, a logic 1 starts with an unmodulated time of 37.76 μ s followed by 16 pulses at 423.75 kHz ($f_{\rm C}/32$) as shown in *Figure 19*.

Figure 19. Logic 1, low data rate x2




5.2 Bit coding using two subcarriers

5.2.1 High data rate


A logic 0 starts with 8 pulses at 423.75 kHz ($f_{\rm C}/32$) followed by 9 pulses at 484.28 kHz ($f_{\rm C}/28$) as shown in *Figure 20*. For the Fast commands, the x2 mode is not available.

Figure 20. Logic 0, high data rate



A logic 1 starts with 9 pulses at 484.28 kHz ($f_{\rm C}/28$) followed by 8 pulses at 423.75 kHz ($f_{\rm C}/32$) as shown in *Figure 21*. For the Fast commands, the x2 mode is not available.


Figure 21. Logic 1, high data rate



5.2.2 Low data rate


A logic 0 starts with 32 pulses at 423.75 kHz ($f_{\rm C}/32$) followed by 36 pulses at 484.28 kHz ($f_{\rm C}/28$) as shown in *Figure 22*. For the Fast commands, the x2 mode is not available.

Figure 22. Logic 0, low data rate



A logic 1 starts with 36 pulses at 484.28kHz ($f_{\rm C}/28$) followed by 32 pulses at 423.75kHz ($f_{\rm C}/32$) as shown in *Figure 23*. For the fast commands, the x2 mode is not available.

Figure 23. Logic 1, low data rate



LRI2K LRI2K to VCD frames

6 LRI2K to VCD frames


Frames are delimited by an SOF and an EOF. They are implemented using code violation. Unused options are reserved for future use. For the low data rate, the same subcarrier frequency or frequencies is/are used. In this case the number of pulses is multiplied by 4. For the Fast commands using one subcarrier, all pulse numbers and times are divided by 2.

6.1 SOF when using one subcarrier

6.1.1 High data rate


The SOF includes an unmodulated time of 56.64 μ s followed by 24 pulses at 423.75 kHz ($f_{\rm C}/32$), and a logic 1 that consists of an unmodulated time of 18.88 μ s followed by 8 pulses at 423.75 kHz. The SOF is shown in *Figure 24*.

Figure 24. Start of frame, high data rate, one subcarrier



For the Fast commands, the SOF comprises an unmodulated time of 28.32 μ s, followed by 12 pulses at 423.75 kHz ($f_{\rm C}/32$), and a logic 1 that consists of an unmodulated time of 9.44 μ s followed by 4 pulses at 423.75 kHz as shown in *Figure 25*.

Figure 25. Start of frame, high data rate, one subcarrier x2



23/89

LRI2K to VCD frames LRI2K

6.1.2 Low data rate


SOF comprises an unmodulated time of 226.56 μ s, followed by 96 pulses at 423.75 kHz ($f_{\rm C}/32$), and a logic 1 that consists of an unmodulated time of 75.52 μ s followed by 32 pulses at 423.75 kHz as shown in *Figure 26*.

Figure 26. Start of frame, low data rate, one subcarrier



For the Fast commands, the SOF comprises an unmodulated time of 113.28 μ s followed by 48 pulses at 423.75 kHz ($f_{\rm C}/32$), and a logic 1 that includes an unmodulated time of 37.76 μ s followed by 16 pulses at 423.75 kHz as shown in *Figure 27*.

Figure 27. Start of frame, low data rate, one subcarrier x2




6.2 SOF when using two subcarriers

6.2.1 High data rate

The SOF comprises 27 pulses at 484.28 kHz ($f_{\rm C}/28$), followed by 24 pulses at 423.75 kHz ($f_{\rm C}/32$), and a logic 1 that includes 9 pulses at 484.28 kHz followed by 8 pulses at 423.75 kHz as shown in *Figure 28*.

For the Fast commands, the x2 mode is not available.

Figure 28. Start of frame, high data rate, two subcarriers



6.2.2 Low data rate

The SOF comprises 108 pulses at 484.28 kHz ($f_{\rm C}/28$) followed by 96 pulses at 423.75 kHz ($f_{\rm C}/32$), and a logic 1 that includes 36 pulses at 484.28 kHz followed by 32 pulses at 423.75 kHz as shown in *Figure 29*.

For the Fast commands, the x2 mode is not available.

Figure 29. Start of frame, low data rate, two subcarriers




LRI2K LRI2K to VCD frames

6.3 EOF when using one subcarrier

6.3.1 High data rate

The EOF comprises a logic 0 that includes 8 pulses at 423.75 kHz and an unmodulated time of 18.88 μ s, followed by 24 pulses at 423.75 kHz ($f_{\rm C}/32$) and by an unmodulated time of 56.64 μ s as shown in *Figure 30*.

Figure 30. End of frame, high data rate, one subcarrier



For the Fast commands, the EOF comprises a logic 0 that includes 4 pulses at 423.75 kHz and an unmodulated time of 9.44 μ s, followed by 12 pulses at 423.75 kHz ($f_{\rm C}/32$) and an unmodulated time of 28.32 μ s as shown in *Figure 31*.


Figure 31. End of frame, high data rate, one subcarrier x2



6.3.2 Low data rate


The EOF comprises a logic 0 that includes 32 pulses at 423.75 kHz and an unmodulated time of 75.52 μ s, followed by 96 pulses at 423.75 kHz ($f_{\rm C}/32$) and an unmodulated time of 226.56 μ s as shown in *Figure 32*.

Figure 32. End of frame, low data rate, one subcarrier



For the Fast commands, the EOF comprises a logic 0 that includes 16 pulses at 423.75 kHz and an unmodulated time of 37.76 μ s, followed by 48 pulses at 423.75 kHz ($f_{\rm C}/32$) and an unmodulated time of 113.28 μ s as shown in *Figure 33*.

Figure 33. End of frame, low data rate, one subcarrier x2



25/89