

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










LRIS2K

2048-bit EEPROM tag IC at 13.56 MHz, with 64-bit UID and Password, ISO15693 and ISO18000-3 Mode 1 compliant

Features

- ISO 15693 standard fully compliant
- ISO 18000-3 Mode 1 standard fully compliant
- 13.56 MHz ±7 kHz carrier frequency
- To tag: 10% or 100% ASK modulation using 1/4 (26 Kbit/s) or 1/256 (1.6 Kbit/s) pulse position coding
- From tag: Load modulation using Manchester coding with 423 kHz and 484 kHz subcarriers in Low (6.6 Kbit/s) or High (26 Kbit/s) data rate mode. Supports the 53 Kbit/s data rate with Fast commands
- Internal tuning capacitor 21 pF
- 1 000 000 Erase/Write cycles (minimum)
- 40 year data retention (minimum)
- 2048-bits EEPROM with Block Lock feature
- 64-bit unique identifier (UID)
- Electrical article surveillance (EAS) capable (software controlled)
- Kill function
- Multipassword protection
- Read & Write (block of 32 bits)
- 5 ms programming time



Contents LRIS2K

Contents

1	Desc	cription	11
	1.1	Memory mapping	12
	1.2	Commands	13
	1.3	Initial dialogue for vicinity cards	14
		1.3.1 Power transfer	
		1.3.2 Frequency	14
		1.3.3 Operating field	14
2	LRIS	S2K block security	15
3	Exar	mple of LRIS2K security protection	17
4	Com	nmunication signal from VCD to LRIS2K	18
5	Data	a rate and data coding	20
	5.1	Data coding mode: 1 out of 256	20
	5.2	Data coding mode: 1 out of 4	22
	5.3	VCD to LRIS2K frames	23
	5.4	Start of frame (SOF)	23
6	Com	nmunications signal from LRIS2K to VCD	25
	6.1	Load modulation	25
	6.2	Subcarrier	25
	6.3	Data rates	25
7	Bit r	representation and coding	26
	7.1	Bit coding using one subcarrier	26
		7.1.1 High data rate	26
		7.1.2 Low data rate	27
	7.2	Bit coding using two subcarriers	28
	7.3	High data rate	28
	7.4	Low data rate	28

8	LRIS	2K to VCD frames	29
	8.1	SOF when using one subcarrier	29
	8.2	High data rate	29
	8.3	Low data rate	30
	8.4	SOF when using two subcarriers	31
	8.5	High data rate	31
	8.6	Low data rate	31
	8.7	EOF when using one subcarrier	32
	8.8	High data rate	32
	8.9	Low data rate	32
	8.10	EOF when using two subcarriers	33
	8.11	High data rate	33
	8.12	Low data rate	33
9	Uniq	ue identifier (UID)	34
10	Appl	ication family identifier (AFI)	35
11	Data	storage format identifier (DSFID)	36
	11.1	CRC	36
12	LRIS	2K protocol description	37
13	LRIS	2K states	39
	13.1	Power-off state	39
	13.2	Ready state	39
	13.3	Quiet state	39
	13.4	Selected state	39
14	Mode	es	41
	14.1	Addressed mode	41
	14.2	Non-addressed mode (general request)	41
	14.3	Select mode	41
15	Requ	uest format	42

	15.1	Request_flags 4	.2
16	Doon	onse format	1
10	16.1		
	_	Response_flags	
	16.2	Response error code	0
17	Antic	ollision	6
	17.1	Request parameters	-6
18	Requ	est processing by the LRIS2K	8
19	Expla	nation of the possible cases	9
20	Inven	tory Initiated command5	1
21	Timin	g definition	2
	21.1	t1: LRIS2K response delay	2
	21.2	t2: VCD new request delay	2
	21.3	t ₃ : VCD new request delay in the absence of a response from the LRIS2K	2
22	Comn	nands codes 5	3
23	Inven	tory5	4
24	Stay (Quiet	5
25	Read	Single Block	6
		0	
26	write	Single Block	8
27	Lock	Block 6	0
28	Selec	t6	2
29	Reset	to Ready6	3
30	Write	AFI6	4

_RIS2K	Contents
--------	----------

		_
31	Lock AFI 6	6
32	Write DSFID 6	7
33	Lock DSFID	9
34	Get System Info 70	0
35	Get Multiple Block Security Status	2
36	Kill	4
37	Write Password	6
38	Lock Password78	8
39	Present Password 8	0
40	Fast Read Single Block	2
41	Fast Inventory Initiated 8	4
42	Fast Initiate 8	5
43	Inventory Initiated 80	6
44	Initiate	7
45	Maximum rating	8
46	DC and AC parameters 89	9
47	Part numbering9	1
Appendix	A Anticollision algorithm (Informative)9	2
	A.1 Algorithm for pulsed slots	2
Appendix	B CRC (informative)	3
-l- l	B.1 CRC error detection method	
577	Doc ID 13888 Rev 8 5/9	8

Contents		LRIS	<u> </u>
	B.2	CRC calculation example	93
Appendi	x C	Application family identifier (AFI) (informative)	95
Revision	histo	ry	96

LRIS2K List of tables

List of tables

Table 1.	Signal names	11
Table 2.	Memory map	12
Table 3.	Memory blocks with protect status area	
Table 4.	Protect status area organization	15
Table 5.	Read / Write protection bit setting and block protection status	
Table 6.	Password system area	
Table 7.	LRIS2K block security protection after power-up	
Table 8.	LRIS2K block security protection after a valid presentation of password 1	
Table 9.	10% modulation parameters	
Table 10.	Response data rates	25
Table 11.	UID format	
Table 12.	CRC transmission rules	36
Table 13.	VCD request frame format	
Table 14.	LRIS2K response frame format	37
Table 15.	LRIS2K response depending on Request_flags	40
Table 16.	General request format	
Table 17.	Definition of request_flags 1 to 4	42
Table 18.	Request_flags 5 to 8 when Bit 3 = 0	
Table 19.	Request_flags 5 to 8 when Bit 3 = 1	43
Table 20.	General response format	44
Table 21.	Definitions of response_flags 1 to 8	44
Table 22.	Response error code definition	45
Table 23.	Inventory request format	46
Table 24.	Example of the addition of 0-bits to an 11-bit mask value	46
Table 25.	Timing values	52
Table 26.	Command codes	53
Table 27.	Inventory request format	54
Table 28.	Inventory response format	
Table 29.	Stay Quiet request format	55
Table 30.	Read Single Block request format	56
Table 31.	Read Single Block response format when Error_flag is NOT set	56
Table 32.	Block Locking status	
Table 33.	Read Single Block response format when Error_flag is set	56
Table 34.	Write Single Block request format	
Table 35.	Write Single Block response format when Error_flag is NOT set	58
Table 36.	Write Single Block response format when Error_flag is set	58
Table 37.	Lock Single Block request format	
Table 38.	Lock Block response format when Error_flag is NOT set	60
Table 39.	Lock Block response format when Error_flag is set	60
Table 40.	Select request format	62
Table 41.	Select Block response format when Error_flag is NOT set	62
Table 42.	Select response format when Error_flag is set	62
Table 43.	Reset to Ready request format	63
Table 44.	Reset to Ready response format when Error_flag is NOT set	63
Table 45.	Reset to Ready request format when Error_flag is set	63
Table 46.	Write AFI request format	64
Table 47.	Write AFI response format when Error_flag is NOT set	64
Table 48.	Write AFI response format when Error_flag is set	64



Table 49.	Lock AFI request format	66
Table 50.	Lock AFI response format when Error_flag is NOT set	
Table 51.	Lock AFI response format when Error_flag is set	
Table 52.	Write DSFID request format	
Table 53.	Write DSFID response format when Error_flag is NOT set	
Table 54.	Write DSFID response format when Error_flag is set	
Table 55.	Lock DSFID request format	
Table 56.	Lock DSFID response format when Error_flag is NOT set	
Table 57.	Lock DSFID response format when Error_flag is set	
Table 58.	Get System Info request format	
Table 59.	Get System Info response format when Error_flag is NOT set	
Table 60.	Get System Info response format when Error_flag is set	
Table 61.	Get Multiple Block Security Status request format	
Table 62.	Get Multiple Block Security Status response format when Error_flag is NOT set	
Table 63.	Block Locking status	
Table 64.	Get Multiple Block Security Status response format when Error_flag is set	
Table 65.	Kill request format	
Table 66.	Kill response format when Error_flag is NOT set	
Table 67.	Kill response format when Error_flag is set	
Table 68.	Write Password request format	
Table 69.	Write Password response format when Error_flag is NOT set	76
Table 70.	Write Password response format when Error_flag is set	
Table 71.	Lock Password request format	78
Table 72.	Protect status	78
Table 73.	Lock Password response format when Error_flag is NOT set	
Table 74.	Lock Password response format when Error_flag is set	78
Table 75.	Present Password request format	
Table 76.	Present Password response format when Error_flag is NOT set	80
Table 77.	Present Password response format when Error_flag is set	80
Table 78.	Fast Read Single Block request format	
Table 79.	Fast Read Single Block response format when Error_flag is NOT set	
Table 80.	Block Locking status	
Table 81.	Fast Read Single Block response format when Error_flag is set	
Table 82.	Fast Inventory Initiated request format	
Table 83.	Fast Inventory Initiated response format	
Table 84.	Fast Initiate request format	
Table 85.	Fast Initiate response format	
Table 86.	Inventory Initiated request format	
Table 87.	Inventory Initiated response format	
Table 88.	Initiate request format	
Table 89.	Initiate Initiated response format	
Table 90.	Absolute maximum ratings	
Table 91.	AC characteristics	
Table 92.	DC characteristics	
Table 93.	Operating conditions	
Table 94.	Ordering information scheme	
Table 95.	CRC definition	
Table 96.	AFI coding	95

LRIS2K List of figures

List of figures

Figure 1.	Pad connections	11
Figure 2.	100% modulation waveform	18
Figure 3.	10% modulation waveform	19
Figure 4.	1 out of 256 coding mode	20
Figure 5.	Detail of a time period	21
Figure 6.	1 out of 4 coding mode	22
Figure 7.	1 out of 4 coding example	22
Figure 8.	SOF to select 1 out of 256 data coding mode	23
Figure 9.	SOF to select 1 out of 4 data coding mode	
Figure 10.	EOF for either data coding mode	
Figure 11.	Logic 0, high data rate	
Figure 12.	Logic 0, high data rate x2	
Figure 13.	Logic 1, high data rate	
Figure 14.	Logic 1, high data rate x2	
Figure 15.	Logic 0, low data rate	
Figure 16.	Logic 0, low data rate x2	
Figure 17.	Logic 1, low data rate	
Figure 18.	Logic 1, low data rate x2	
Figure 19.	Logic 0, high data rate	
Figure 20.	Logic 1, high data rate	
Figure 21.	Logic 0, low data rate	
Figure 22.	Logic 1, low data rate	
Figure 23.	Start of frame, high data rate, one subcarrier	
Figure 24.	Start of frame, high data rate, one subcarrier x2	
Figure 25.	Start of frame, low data rate, one subcarrier	
Figure 26.	Start of frame, low data rate, one subcarrier x2	
Figure 27.	Start of frame, high data rate, two subcarriers	
Figure 28.	Start of frame, low data rate, two subcarriers	
Figure 29.	End of frame, high data rate, one subcarriers	
Figure 30.	End of frame, high data rate, one subcarriers x2	
Figure 31.	End of frame, low data rate, one subcarriers	
Figure 32.	End of frame, low data rate, one subcarriers x2	
Figure 33.	End of frame, high data rate, two subcarriers	
Figure 34.	End of frame, low data rate, two subcarriers	
Figure 35.	LRIS2K decision tree for AFI	
Figure 36.	LRIS2K protocol timing	
Figure 37.	LRIS2K state transition diagram	
Figure 38.	Principle of comparison between the mask, the slot number and the UID	
Figure 39.	Description of a possible anticollision sequence	
Figure 40.	Stay Quiet frame exchange between VCD and LRIS2K	55
Figure 41.	Read Single Block frame exchange between VCD and LRIS2K	
Figure 42.	Write Single Block frame exchange between VCD and LRIS2K	
Figure 43.	Lock Block frame exchange between VCD and LRIS2K	
Figure 44.	Select frame exchange between VCD and LRIS2K	
Figure 45.	Reset to Ready frame exchange between VCD and LRIS2K	
Figure 46.	Write AFI frame exchange between VCD and LRIS2K	
Figure 47.	Lock AFI frame exchange between VCD and LRIS2K	
Figure 48.	Write DSFID frame exchange between VCD and LRIS2K	



List of figures LRIS2K

Figure 49.	Lock DSFID frame exchange between VCD and LRIS2K	69
Figure 50.	Get System Info frame exchange between VCD and LRIS2K	71
Figure 51.	Get Multiple Block Security Status frame exchange between VCD and LRIS2K	73
Figure 52.	Kill frame exchange between VCD and LRIS2K	75
Figure 53.	Write Password frame exchange between VCD and LRIS2K	77
Figure 54.	Lock Password frame exchange between VCD and LRIS2K	79
Figure 55.	Present Password frame exchange between VCD and LRIS2K	81
Figure 56.	Fast Read Single Block frame exchange between VCD and LRIS2K	83
Figure 57.	Fast Initiate frame exchange between VCD and LRIS2K	85
Figure 58.	Initiate frame exchange between VCD and LRIS2K	87
Figure 59.	LRIS2K synchronous timing, transmit and receive	90

LRIS2K Description

1 Description

The LRIS2K is a contactless memory powered by the received carrier electromagnetic wave. It is a 2048-bit electrically erasable programmable memory (EEPROM). The memory is organized as 64 blocks of 32 bits. The LRIS2K is accessed via the 13.56 MHz carrier electromagnetic wave on which incoming data are demodulated from the received signal amplitude modulation (ASK: amplitude shift keying). The received ASK wave is 10% or 100% modulated with a data rate of 1.6 Kbit/s using the 1/256 pulse coding mode or a Data rate of 26 Kbit/s using the 1/4 pulse coding mode.

Outgoing data are generated by the LRIS2K load variation using Manchester coding with one or two subcarrier frequencies at 423 KHz and 484 kHz. Data are transferred from the LRIS2K at 6.6 Kbit/s in low data rate mode and 26 Kbit/s high data rate mode. The LRIS2K supports the 53 Kbit/s in high data rate mode in one subcarrier frequency at 423 kHz.

The LRIS2K follows the ISO 15693 recommendation for radio frequency power and signal interface.

Figure 1. Pad connections




Table 1. Signal names

Signal name	Function
AC1	Antenna coil
AC0	Antenna coil

Description LRIS2K

1.1 Memory mapping

The LRIS2K is divided into 64 blocks of 32 bits as shown in *Table 2*. Each block can be individually read- and/or write-protected using a specific lock or password command.

The user area consists of blocks that are always accessible. Read and Write operations are possible if the addressed block is not protected. During a Write, the 32 bits of the block are replaced by the new 32-bit value.

The LRIS2K also has a 64-bit block that is used to store the 64-bit unique identifier (UID). The UID is compliant with the ISO 15963 description, and its value is used during the anticollision sequence (Inventory). This block is not accessible by the user and its value is written by ST on the production line.

The LRIS2K also includes an AFI register in which the application family identifier is stored, and a DSFID register in which the data storage family identifier used in the anticollision algorithm is stored. The LRIS2K has four additional 32-bit blocks in which the Kill code and the password codes are stored.

Table 2. Memory map

Add	0 7	8 15	16 23	24 31	Protect status
0		5 bits			
1		User	area		5 bits
2		User	area		5 bits
3		User	area		5 bits
4		User	area		5 bits
5		User	area		5 bits
6		User	area		5 bits
7		User	area		5 bits
8		User	area		5 bits
60		User	area		5 bits
61		5 bits			
62		5 bits			
63			5 bits		
	UID 0	UID 1	UID 2	UID 3	
	UID 4				
	AFI				
0 ⁽¹⁾		5 bits			
1 ⁽¹⁾		5 bits			
2 ⁽¹⁾		5 bits			
3 ⁽¹⁾		Passwor	d code 3		5 bits

^{1.} RFU bit (b8) of Request_flag set to 1.

LRIS2K Description

1.2 Commands

The LRIS2K supports the following commands:

- *Inventory*, used to perform the anticollision sequence.
- **Stay Quiet**, used to put the LRIS2K in quiet mode, where it does not respond to any inventory command.
- **Select**, used to select the LRIS2K. After this command, the LRIS2K processes all Read/Write commands with Select_flag set.
- Reset To Ready, used to put the LRIS2K in the ready state.
- Read Block, used to output the 32 bits of the selected block and its locking status.
- Write Block, used to write the 32-bit value in the selected block, provided that it is not locked
- Lock Block, used to lock the selected block. After this command, the block cannot be modified.
- Write AFI, used to write the 8-bit value in the AFI register.
- Lock AFI, used to lock the AFI register.
- Write DSFID, used to write the 8-bit value in the DSFID register.
- Lock DSFID, used to lock the DSFID register.
- Get System Info, used to provide the system information value
- Get Multiple Block Security Status, used to send the security status of the selected block.
- *Initiate*, used to trigger the tag response to the Inventory Initiated sequence.
- *Inventory Initiated*, used to perform the anticollision sequence triggered by the Initiate command.
- Kill, used to definitively deactivate the tag.
- Write Password, used to write the 32 bits of the selected password.
- Lock Password, used to write the Protect Status bits of the selected block.
- **Present Password**, enables the user to present a password to unprotect the user blocks linked to this password.
- Fast Initiate, used to trigger the tag response to the Inventory Initiated sequence.
- Fast Inventory Initiated, used to perform the anticollision sequence triggered by the Initiate command.
- Fast Read Single Block, used to output the 32 bits of the selected block and its locking status.

Description LRIS2K

1.3 Initial dialogue for vicinity cards

The dialog between the vicinity coupling device (VCD) and the vicinity integrated circuit Card or VICC (LRIS2K) takes place as follows:

- activation of the LRIS2K by the RF operating field of the VCD.
- transmission of a command by the VCD.
- transmission of a response by the LRIS2K.

These operations use the RF power transfer and communication signal interface described below (see *Power transfer*, *Frequency* and *Operating field*). This technique is called RTF (Reader Talk First).

1.3.1 Power transfer

Power is transferred to the LRIS2K by radio frequency at 13.56 MHz via coupling antennas in the LRIS2K and the VCD. The RF operating field of the VCD is transformed on the LRIS2K antenna to an AC Voltage which is rectified, filtered and internally regulated. The amplitude modulation (ASK) on this received signal is demodulated by the ASK demodulator.

1.3.2 Frequency

The ISO 15693 standard defines the carrier frequency (f_C) of the operating field as 13.56 MHz \pm 7 kHz.

1.3.3 Operating field

The LRIS2K operates continuously between H_{min} and H_{max} .

- The minimum operating field is H_{min} and has a value of 150 mA/m rms.
- The maximum operating field is H_{max} and has a value of 5 A/m rms.

A VCD shall generate a field of at least H_{min} and not exceeding H_{max} in the operating volume.

2 LRIS2K block security

The LRIS2K provides a special protection mechanism based on passwords. Each memory block of the LRIS2K can be individually protected by one out of three available passwords, and each block can also have Read/Write access conditions set.

Each memory block of the LRIS2K is assigned with a Protect Status area including a Block Lock bit, two Password Control bits and two Read/Write protection bits as shown in *Table 4*. *Table 4* describes the organization of the Protect status area which can be read using the Read Single Block command with the Option_flag set to '1', and the Get Multiple Block Security status command.

Table 3. Memory blocks with protect status area

Add	0	7	8 15	16	23	24	31	Protect status
0		5 bits						
1	User area							5 bits
	User area						5 bits	

Table 4. Protect status area organization

b ₇	b ₆	b ₅	b ₄	b ₃	b ₂	b ₁	b ₀	
0	0	0	Password Contr	rol bits	Read / Write bits	protection	Block Lock	

When the Block Lock bit is set to '1', for instance by issuing a Block Lock command, the 2 Read/Write protection bits (b_1, b_2) are used to set the Read/Write access of the block as described in *Table 5*.

The next 2 bits of the Protect Status area (b_3, b_4) are the Password Control bits. The value of these two bits is used to link a password to the block as defined in *Table 5*.

Combinations not described in Table 5 are reserved.

Table 5. Read / Write protection bit setting and block protection status

	k lock ction	Password Control bits		ess when	Block access when password not presented		Block protection status
b ₀	b ₂ , b ₁	b ₄ , b ₃	passworu	password presented password not presented password			
0	00	00	Not ap	plicable	READ	WRITE	the block is not protected
1	11	01	READ	NO WRITE	NO READ	NO WRITE	the block is protected by password 1
1	11	10	READ	NO WRITE	NO READ	NO WRITE	the block is protected by password 2
1	11	11	READ	NO WRITE	NO READ	NO WRITE	the block is protected by password 3
1	00	00	Not applicable		READ	NO WRITE	the block is not protected by a password

The LRIS2K password protection is organized around a dedicated set of commands plus a system area of four password blocks where the password values and the Kill code are stored. Each password block also has a Protect Status area, making it possible to set the Read / Write access right of each individual block. This system area is described in *Table 6*.

Table 6. Password system area

Add	0	7	8	15	16	23	24	31	Protect status
0	Kill code								5 bits
1	Password 1							5 bits	
2	Password 2							5 bits	
3	Password 3							5 bits	

The dedicated password commands are:

Write Password:

The Write Password command is used to write a 32-bit block into the password system area. This command must be used to write or update password values and to set the kill code. Depending on the Read/Write access set in the Protect Status area, it is possible to modify a password value after issuing a valid Present Password command.

Lock Password:

The Lock Password command is used to set the Protect Status area of the selected block. Bits b_4 to b_1 of the Protect Status are affected by the Lock Password command. The Block Lock bit, b_0 , is set to '1' automatically. After issuing a Lock Password command, the protection settings of the selected block are activated. The protection of a locked block cannot be changed. A Lock Password command sent to a locked block returns an error code.

The Lock Password command is also used to set the Protect Status areas of the password blocks. RFU bit 8 of the Request_flag is used to select either the memory area (bit 8 = '0') or the password area (bit 8 = '1').

Present Password:

The Present Password command is used to present one of the three passwords to the LRIS2K in order to modify the access rights of all the memory blocks linked to that password (*Table 5*) including the password itself. If the presented password is correct, the access rights remain activated until the tag is powered off or until a new Present Password command is issued.

3 Example of LRIS2K security protection

Table 7 and Table 8 show the block security protections before and after a valid Present Password command. The Table 7 shows blocks access rights of an LRIS2K after power-up. After a valid Present Password command with password 1, the memory block access is changed as given in Table 8.

Table 7. LRIS2K block security protection after power-up

Add					F	rote	ct st	atus	;	
Auu	0 78	15 16	23 24	31	b ₇ b ₆ b ₅	b ₄	b ₃	b ₂	b ₁	b ₀
0	Protection: Standard,	Read	- No Wri	te	xxx	0	0	0	0	1
4	Protection: Pswd 1,	No Read	- No Wr	ite	XXX	0	1	1	1	1

Table 8. LRIS2K block security protection after a valid presentation of password 1

Add				F	rote	ct s	tatus	;	
Add	0 7 8	15 16	23 24 31	b ₇ b ₆ b ₅	b ₄	b ₃	b ₂	b ₁	b ₀
0	Protection: Standard,	Read	- No Write	xxx	0	0	0	0	1
4	Protection: Pswd 1,	Read	- No Write	xxx	0	1	1	1	1

4 Communication signal from VCD to LRIS2K

Communications between the VCD and the LRIS2K takes place using the modulation principle of ASK (Amplitude Shift Keying). Two modulation indexes are used, 10% and 100%. The LRIS2K decodes both. The VCD determines which index is used.

The modulation index is defined as [a - b]/[a + b] where a is the peak signal amplitude and b, the minimum signal amplitude of the carrier frequency.

Depending on the choice made by the VCD, a "pause" will be created as described in *Figure 2* and *Figure 3*.

The LRIS2K is operational for any degree of modulation index from between 10% and 30%.

Figure 2. 100% modulation waveform




Table 9. 10% modulation parameters

Symbol	Parameter definition	Value
hr	0.1 x (a – b)	max
hf	0.1 x (a – b)	max




Figure 3. 10% modulation waveform

Data rate and data coding 5

The data coding implemented in the LRIS2K uses pulse position modulation. Both data coding modes that are described in the ISO15693 are supported by the LRIS2K. The selection is made by the VCD and indicated to the LRIS2K within the start of frame (SOF).

5.1 Data coding mode: 1 out of 256

The value of one single byte is represented by the position of one pause. The position of the pause on 1 of 256 successive time periods of 18.88 μ s (256/ f_C), determines the value of the byte. In this case the transmission of one byte takes 4.833 ms and the resulting data rate is 1.65 kbits/s (f_C/8192).

Figure 4 illustrates this pulse position modulation technique. In this figure, data E1h (225 decimal) is sent by the VCD to the LRIS2K.

The pause occurs during the second half of the position of the time period that determines the value, as shown in Figure 5.

A pause during the first period transmits the data value 00h. A pause during the last period transmit the data value FFh (255 decimal).




Figure 4. 1 out of 256 coding mode




Figure 5. Detail of a time period

5.2 Data coding mode: 1 out of 4

The value of 2 bits is represented by the position of one pause. The position of the pause on 1 of 4 successive time periods of 18.88 μ s (256/ f_C), determines the value of the 2 bits. Four successive pairs of bits form a byte, where the least significant pair of bits is transmitted first.

In this case the transmission of one byte takes 302.08 μ s and the resulting data rate is 26.48 Kbits/s ($f_C/512$). *Figure 6* illustrates the 1 out of 4 pulse position technique and coding. *Figure 7* shows the transmission of E1h (225d - 1110 0001b) by the VCD.

Figure 6. 1 out of 4 coding mode





Figure 7. 1 out of 4 coding example



5.3 VCD to LRIS2K frames

Frames are delimited by a start of frame (SOF) and an end of frame (EOF). They are implemented using code violation. Unused options are reserved for future use.

The LRIS2K is ready to receive a new command frame from the VCD 311.5 μ s (t_2) after sending a response frame to the VCD.

The LRIS2K takes a power-up time of 0.1 ms after being activated by the powering field. After this delay, the LRIS2K is ready to receive a command frame from the VCD.

5.4 Start of frame (SOF)

The SOF defines the data coding mode the VCD is to use for the following command frame. The SOF sequence described in *Figure 8* selects the 1 out of 256 data coding mode. The SOF sequence described in *Figure 9* selects the 1 out of 4 data coding mode. The EOF sequence for either coding mode is described in *Figure 10*.

Figure 8. SOF to select 1 out of 256 data coding mode




Figure 9. SOF to select 1 out of 4 data coding mode





Figure 10. EOF for either data coding mode



6 Communications signal from LRIS2K to VCD

The LRIS2K has several modes defined for some parameters, owing to which it can operate in different noise environments and meet different application requirements.

6.1 Load modulation

The LRIS2K is capable of communication to the VCD via an inductive coupling area whereby the carrier is loaded to generate a subcarrier with frequency f_S . The subcarrier is generated by switching a load in the LRIS2K.

The load-modulated amplitude received on the VCD antenna must be of at least 10mV when measured as described in the test methods defined in International Standard ISO10373-7.

6.2 Subcarrier

The LRIS2K supports the one-subcarrier and two-subcarrier response formats. These formats are selected by the VCD using the first bit in the protocol header. When one subcarrier is used, the frequency f_{S1} of the subcarrier load modulation is 423.75 kHz (f_C /32). When two subcarriers are used, the frequency f_{S1} is 423.75 kHz (f_C /32), and frequency f_{S2} is 484.28 kHz (f_C /28). When using the two-subcarrier mode, the LRIS2K generates a continuous phase relationship between f_{S1} and f_{S2} .

6.3 Data rates

The LRIS2K can respond using the low or the high data rate format. The selection of the data rate is made by the VCD using the second bit in the protocol header. It also supports the x2 mode available on all the Fast commands. *Table 10* shows the different data rates produced by the LRIS2K using the different response format combinations.

Table 10. Response data rates

Data rate		One subcarrier	Two subcarriers		
Low	Standard commands	6.62 Kbits/s (f _c /2048)	6.67 Kbits/s (f _c /2032)		
Low	Fast commands	13.24 Kbits/s (f _C /1024)	not applicable		
∐igh	Standard commands	26.48 Kbits/s (f _C /512)	26.69 Kbits/s (f _c /508)		
High	Fast commands	52.97 Kbits/s (f _c /256)	not applicable		