



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832


Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## Ultra-compact high-performance eCompass module: 3D accelerometer and 3D magnetometer

Datasheet - production data



### Features

- 3 magnetic field channels and 3 acceleration channels
- From  $\pm 1.3$  to  $\pm 8.1$  gauss magnetic field full scale
- $\pm 2g/\pm 4g/\pm 8g/\pm 16g$  linear acceleration full scale
- 16-bit data output
- I<sup>2</sup>C serial interface
- Analog supply voltage 2.16 V to 3.6 V
- Power-down mode / low-power mode
- 2 independent programmable interrupt generators for free-fall and motion detection
- Embedded temperature sensor
- Embedded FIFO
- 6D/4D-orientation detection
- ECOPACK<sup>®</sup> RoHS and “Green” compliant

### Applications

- Tilt-compensated compasses
- Map rotation
- Position detection
- Motion-activated functions
- Free-fall detection
- Click/double-click recognition
- Pedometers
- Intelligent power-saving for handheld devices

- Display orientation
- Gaming and virtual reality input devices
- Impact recognition and logging
- Vibration monitoring and compensation

### Description

The LSM303DLHC is a system-in-package featuring a 3D digital linear acceleration sensor and a 3D digital magnetic sensor.

The LSM303DLHC has linear acceleration full scales of  $\pm 2g / \pm 4g / \pm 8g / \pm 16g$  and a magnetic field full scale of  $\pm 1.3 / \pm 1.9 / \pm 2.5 / \pm 4.0 / \pm 4.7 / \pm 5.6 / \pm 8.1$  gauss.

The LSM303DLHC includes an I<sup>2</sup>C serial bus interface that supports standard and fast mode 100 kHz and 400 kHz. The system can be configured to generate interrupt signals by inertial wake-up/free-fall events as well as by the position of the device itself. Thresholds and timing of interrupt generators are programmable by the end user. Magnetic and accelerometer blocks can be enabled or put into power-down mode separately.

The LSM303DLHC is available in a plastic land grid array package (LGA) and is guaranteed to operate over an extended temperature range from  $-40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ .

**Table 1. Device summary**

| Part number  | Temperature range [°C] | Package | Packing       |
|--------------|------------------------|---------|---------------|
| LSM303DLHC   | -40 to +85             | LGA-14  | Tray          |
| LSM303DLHCTR | -40 to +85             | LGA-14  | Tape and reel |

# Contents

|          |                                                            |           |
|----------|------------------------------------------------------------|-----------|
| <b>1</b> | <b>Block diagram and pin description</b> .....             | <b>8</b>  |
| 1.1      | Block diagram .....                                        | 8         |
| 1.2      | Pin description .....                                      | 9         |
| <b>2</b> | <b>Module specifications</b> .....                         | <b>10</b> |
| 2.1      | Sensor characteristics .....                               | 10        |
| 2.2      | Temperature sensor characteristics .....                   | 11        |
| 2.3      | Electrical characteristics .....                           | 12        |
| 2.4      | Communication interfaces characteristics .....             | 13        |
| 2.4.1    | Sensor I <sup>2</sup> C - inter IC control interface ..... | 13        |
| 2.5      | Absolute maximum ratings .....                             | 14        |
| 2.6      | Terminology .....                                          | 15        |
| 2.6.1    | Linear acceleration sensitivity .....                      | 15        |
| 2.6.2    | Zero-g level .....                                         | 15        |
| <b>3</b> | <b>Functionality</b> .....                                 | <b>16</b> |
| 3.1      | Factory calibration .....                                  | 16        |
| <b>4</b> | <b>Application hints</b> .....                             | <b>17</b> |
| 4.1      | Capacitors .....                                           | 17        |
| 4.2      | Pull-up resistors .....                                    | 17        |
| 4.3      | Digital interface power supply .....                       | 18        |
| 4.4      | Soldering information .....                                | 18        |
| 4.5      | High-current wiring effects .....                          | 18        |
| <b>5</b> | <b>Digital interfaces</b> .....                            | <b>19</b> |
| 5.1      | I <sup>2</sup> C serial interface .....                    | 19        |
| 5.1.1    | I <sup>2</sup> C operation .....                           | 20        |
| 5.1.2    | Linear acceleration digital interface .....                | 21        |
| 5.1.3    | Magnetic field digital interface .....                     | 22        |
| <b>6</b> | <b>Register mapping</b> .....                              | <b>23</b> |

|          |                                             |           |
|----------|---------------------------------------------|-----------|
| <b>7</b> | <b>Register description</b>                 | <b>25</b> |
| 7.1      | Linear acceleration register description    | 25        |
| 7.1.1    | CTRL_REG1_A (20h)                           | 25        |
| 7.1.2    | CTRL_REG2_A (21h)                           | 26        |
| 7.1.3    | CTRL_REG3_A (22h)                           | 26        |
| 7.1.4    | CTRL_REG4_A (23h)                           | 27        |
| 7.1.5    | CTRL_REG5_A (24h)                           | 27        |
| 7.1.6    | CTRL_REG6_A (25h)                           | 28        |
| 7.1.7    | REFERENCE_A (26h)                           | 28        |
| 7.1.8    | STATUS_REG_A (27h)                          | 28        |
| 7.1.9    | OUT_X_L_A (28h), OUT_X_H_A (29h)            | 29        |
| 7.1.10   | OUT_Y_L_A (2Ah), OUT_Y_H_A (2Bh)            | 29        |
| 7.1.11   | OUT_Z_L_A (2Ch), OUT_Z_H_A (2Dh)            | 29        |
| 7.1.12   | FIFO_CTRL_REG_A (2Eh)                       | 29        |
| 7.1.13   | FIFO_SRC_REG_A (2Fh)                        | 30        |
| 7.1.14   | INT1_CFG_A (30h)                            | 30        |
| 7.1.15   | INT1_SRC_A (31h)                            | 31        |
| 7.1.16   | INT1_THS_A (32h)                            | 32        |
| 7.1.17   | INT1_DURATION_A (33h)                       | 32        |
| 7.1.18   | INT2_CFG_A (34h)                            | 32        |
| 7.1.19   | INT2_SRC_A (35h)                            | 33        |
| 7.1.20   | INT2_THS_A (36h)                            | 34        |
| 7.1.21   | INT2_DURATION_A (37h)                       | 34        |
| 7.1.22   | CLICK_CFG_A (38h)                           | 35        |
| 7.1.23   | CLICK_SRC_A (39h)                           | 35        |
| 7.1.24   | CLICK_THS_A (3Ah)                           | 36        |
| 7.1.25   | TIME_LIMIT_A (3Bh)                          | 36        |
| 7.1.26   | TIME_LATENCY_A (3Ch)                        | 36        |
| 7.1.27   | TIME_WINDOW_A (3Dh)                         | 37        |
| 7.2      | Magnetic field sensing register description | 37        |
| 7.2.1    | CRA_REG_M (00h)                             | 37        |
| 7.2.2    | CRB_REG_M (01h)                             | 38        |
| 7.2.3    | MR_REG_M (02h)                              | 38        |
| 7.2.4    | OUT_X_H_M (03), OUT_X_L_M (04h)             | 39        |
| 7.2.5    | OUT_Z_H_M (05), OUT_Z_L_M (06h)             | 39        |
| 7.2.6    | OUT_Y_H_M (07), OUT_Y_L_M (08h)             | 39        |
| 7.2.7    | SR_REG_M (09h)                              | 39        |

---

|          |                                              |           |
|----------|----------------------------------------------|-----------|
| 7.2.8    | IRx_REG_M (0Ah/0Bh/0Ch) .....                | 39        |
| 7.2.9    | TEMP_OUT_H_M (31h), TEMP_OUT_L_M (32h) ..... | 39        |
| <b>8</b> | <b>Package information .....</b>             | <b>40</b> |
| <b>9</b> | <b>Revision history .....</b>                | <b>41</b> |

# List of tables

|           |                                                                                         |    |
|-----------|-----------------------------------------------------------------------------------------|----|
| Table 1.  | Device summary . . . . .                                                                | 1  |
| Table 2.  | Pin description . . . . .                                                               | 9  |
| Table 3.  | Sensor characteristics. . . . .                                                         | 10 |
| Table 4.  | Temperature sensor characteristics . . . . .                                            | 11 |
| Table 5.  | Electrical characteristics . . . . .                                                    | 12 |
| Table 6.  | I <sup>2</sup> C slave timing values . . . . .                                          | 13 |
| Table 7.  | Absolute maximum ratings . . . . .                                                      | 14 |
| Table 8.  | Accelerometer operating mode selection . . . . .                                        | 16 |
| Table 9.  | Serial interface pin description . . . . .                                              | 19 |
| Table 10. | Serial interface pin description . . . . .                                              | 19 |
| Table 11. | Transfer when master is writing one byte to slave . . . . .                             | 20 |
| Table 12. | Transfer when master is writing multiple bytes to slave: . . . . .                      | 20 |
| Table 13. | Transfer when master is receiving (reading) one byte of data from slave: . . . . .      | 20 |
| Table 14. | SAD+Read/Write patterns . . . . .                                                       | 21 |
| Table 15. | Transfer when master is receiving (reading) multiple bytes of data from slave . . . . . | 21 |
| Table 16. | SAD . . . . .                                                                           | 22 |
| Table 17. | Register address map. . . . .                                                           | 23 |
| Table 18. | CTRL_REG1_A register . . . . .                                                          | 25 |
| Table 19. | CTRL_REG1_A description . . . . .                                                       | 25 |
| Table 20. | Data rate configuration . . . . .                                                       | 25 |
| Table 21. | CTRL_REG2_A register . . . . .                                                          | 26 |
| Table 22. | CTRL_REG2_A description . . . . .                                                       | 26 |
| Table 23. | High-pass filter mode configuration . . . . .                                           | 26 |
| Table 24. | CTRL_REG3_A register . . . . .                                                          | 26 |
| Table 25. | CTRL_REG3_A description . . . . .                                                       | 26 |
| Table 26. | CTRL_REG4_A register . . . . .                                                          | 27 |
| Table 27. | CTRL_REG4_A description . . . . .                                                       | 27 |
| Table 28. | CTRL_REG5_A register . . . . .                                                          | 27 |
| Table 29. | CTRL_REG5_A description . . . . .                                                       | 27 |
| Table 30. | CTRL_REG6_A register . . . . .                                                          | 28 |
| Table 31. | CTRL_REG6_A description . . . . .                                                       | 28 |
| Table 32. | REFERENCE_A register . . . . .                                                          | 28 |
| Table 33. | REFERENCE_A register description . . . . .                                              | 28 |
| Table 34. | STATUS_A register . . . . .                                                             | 28 |
| Table 35. | STATUS_A register description . . . . .                                                 | 29 |
| Table 36. | FIFO_CTRL_REG_A register . . . . .                                                      | 29 |
| Table 37. | FIFO_CTRL_REG_A description . . . . .                                                   | 29 |
| Table 38. | FIFO mode configuration . . . . .                                                       | 30 |
| Table 39. | FIFO_SRC_REG_A register. . . . .                                                        | 30 |
| Table 40. | INT1_CFG_A register . . . . .                                                           | 30 |
| Table 41. | INT1_CFG_A description . . . . .                                                        | 30 |
| Table 42. | Interrupt mode . . . . .                                                                | 31 |
| Table 43. | INT1_SRC_A register . . . . .                                                           | 31 |
| Table 44. | INT1_SRC_A description . . . . .                                                        | 31 |
| Table 45. | INT1_THS_A register . . . . .                                                           | 32 |
| Table 46. | INT1_THS_A description . . . . .                                                        | 32 |
| Table 47. | INT1_DURATION_A register . . . . .                                                      | 32 |
| Table 48. | INT1_DURATION_A description. . . . .                                                    | 32 |

|           |                                          |    |
|-----------|------------------------------------------|----|
| Table 49. | INT2_CFG_A register . . . . .            | 32 |
| Table 50. | INT2_CFG_A description . . . . .         | 32 |
| Table 51. | Interrupt mode . . . . .                 | 33 |
| Table 52. | INT2_SRC_A register . . . . .            | 33 |
| Table 53. | INT2_SRC_A description . . . . .         | 33 |
| Table 54. | INT2_THS_A register . . . . .            | 34 |
| Table 55. | INT2_THS_A description . . . . .         | 34 |
| Table 56. | INT2_DURATION_A register . . . . .       | 34 |
| Table 57. | INT2_DURATION_A description . . . . .    | 34 |
| Table 58. | CLICK_CFG_A register . . . . .           | 35 |
| Table 59. | CLICK_CFG_A description . . . . .        | 35 |
| Table 60. | CLICK_SRC_A register . . . . .           | 35 |
| Table 61. | CLICK_SRC_A description . . . . .        | 35 |
| Table 62. | CLICK_THS_A register . . . . .           | 36 |
| Table 63. | CLICK_SRC_A description . . . . .        | 36 |
| Table 64. | TIME_LIMIT_A register . . . . .          | 36 |
| Table 65. | TIME_LIMIT_A description . . . . .       | 36 |
| Table 66. | TIME_LATENCY_A register . . . . .        | 36 |
| Table 67. | TIME_LATENCY_A description . . . . .     | 36 |
| Table 68. | TIME_WINDOW_A register . . . . .         | 37 |
| Table 69. | TIME_WINDOW_A description . . . . .      | 37 |
| Table 70. | CRA_REG_M register . . . . .             | 37 |
| Table 71. | CRA_REG_M description . . . . .          | 37 |
| Table 72. | Data rate configurations . . . . .       | 37 |
| Table 73. | CRB_REG_M register . . . . .             | 38 |
| Table 74. | CRB_REG_M description . . . . .          | 38 |
| Table 75. | Gain setting . . . . .                   | 38 |
| Table 76. | MR_REG_M register . . . . .              | 38 |
| Table 77. | MR_REG_M description . . . . .           | 38 |
| Table 78. | Magnetic sensor operating mode . . . . . | 38 |
| Table 79. | SR_REG_M register . . . . .              | 39 |
| Table 80. | SR_REG_M description . . . . .           | 39 |
| Table 81. | IRA_REG_M register . . . . .             | 39 |
| Table 82. | IRB_REG_M register . . . . .             | 39 |
| Table 83. | IRC_REG_M register . . . . .             | 39 |
| Table 84. | TEMP_OUT_H_M register . . . . .          | 39 |
| Table 85. | TEMP_OUT_L_M register . . . . .          | 39 |
| Table 86. | TEMP_OUT resolution . . . . .            | 39 |
| Table 87. | Document revision history . . . . .      | 41 |

## List of figures


|           |                                                         |    |
|-----------|---------------------------------------------------------|----|
| Figure 1. | Block diagram . . . . .                                 | 8  |
| Figure 2. | Pin connections . . . . .                               | 9  |
| Figure 3. | I <sup>2</sup> C slave timing diagram . . . . .         | 13 |
| Figure 4. | LSM303DLHC electrical connections . . . . .             | 17 |
| Figure 5. | LGA-14: mechanical data and package dimensions. . . . . | 40 |



# 1 Block diagram and pin description

## 1.1 Block diagram

Figure 1. Block diagram



## 1.2 Pin description

Figure 2. Pin connections




Table 2. Pin description

| Pin# | Name     | Function                                             |
|------|----------|------------------------------------------------------|
| 1    | Vdd_IO   | Power supply for I/O pins                            |
| 2    | SCL      | Signal interface I <sup>2</sup> C serial clock (SCL) |
| 3    | SDA      | Signal interface I <sup>2</sup> C serial data (SDA)  |
| 4    | INT2     | Inertial interrupt 2                                 |
| 5    | INT1     | Inertial interrupt 1                                 |
| 6    | C1       | Reserved capacitor connection (C1)                   |
| 7    | GND      | 0 V supply                                           |
| 8    | Reserved | Leave unconnected                                    |
| 9    | DRDY     | Data ready                                           |
| 10   | Reserved | Connect to GND                                       |
| 11   | Reserved | Connect to GND                                       |
| 12   | SETP     | S/R capacitor connection (C2)                        |
| 13   | SETC     | S/R capacitor connection (C2)                        |
| 14   | Vdd      | Power supply                                         |

## 2 Module specifications

### 2.1 Sensor characteristics

@ Vdd = 2.5 V, T = 25 °C unless otherwise noted<sup>(a)</sup>.

**Table 3. Sensor characteristics**

| Symbol | Parameter                                            | Test conditions                         | Min. | Typ. <sup>(1)</sup> | Max. | Unit          |
|--------|------------------------------------------------------|-----------------------------------------|------|---------------------|------|---------------|
| LA_FS  | Linear acceleration measurement range <sup>(2)</sup> | FS bit set to 00                        |      | ±2                  |      | g             |
|        |                                                      | FS bit set to 01                        |      | ±4                  |      |               |
|        |                                                      | FS bit set to 10                        |      | ±8                  |      |               |
|        |                                                      | FS bit set to 11                        |      | ±16                 |      |               |
| M_FS   | Magnetic measurement range                           | GN bits set to 001                      |      | ±1.3                |      | gauss         |
|        |                                                      | GN bits set to 010                      |      | ±1.9                |      |               |
|        |                                                      | GN bits set to 011                      |      | ±2.5                |      |               |
|        |                                                      | GN bits set to 100                      |      | ±4.0                |      |               |
|        |                                                      | GN bits set to 101                      |      | ±4.7                |      |               |
|        |                                                      | GN bits set to 110                      |      | ±5.6                |      |               |
|        |                                                      | GN bits set to 111                      |      | ±8.1                |      |               |
| LA_So  | Linear acceleration sensitivity                      | FS bit set to 00                        |      | 1                   |      | mg/LSB        |
|        |                                                      | FS bit set to 01                        |      | 2                   |      |               |
|        |                                                      | FS bit set to 10                        |      | 4                   |      |               |
|        |                                                      | FS bit set to 11                        |      | 12                  |      |               |
| M_GN   | Magnetic gain setting                                | GN bits set to 001 (X,Y)                |      | 1100                |      | LSB/<br>gauss |
|        |                                                      | GN bits set to 001 (Z)                  |      | 980                 |      |               |
|        |                                                      | GN bits set to 010 (X,Y)                |      | 855                 |      |               |
|        |                                                      | GN bits set to 010 (Z)                  |      | 760                 |      |               |
|        |                                                      | GN bits set to 011 (X,Y)                |      | 670                 |      |               |
|        |                                                      | GN bits set to 011 (Z)                  |      | 600                 |      |               |
|        |                                                      | GN bits set to 100 (X,Y)                |      | 450                 |      |               |
|        |                                                      | GN bits set to 100 (Z)                  |      | 400                 |      |               |
|        |                                                      | GN bits set to 101 (X,Y)                |      | 400                 |      |               |
|        |                                                      | GN bits set to 101 (Z)                  |      | 355                 |      |               |
|        |                                                      | GN bits set to 110 (X,Y)                |      | 330                 |      |               |
|        |                                                      | GN bits set to 110 (Z)                  |      | 295                 |      |               |
|        |                                                      | GN bits set to 111 <sup>(2)</sup> (X,Y) |      | 230                 |      |               |
|        |                                                      | GN bits set to 111 <sup>(2)</sup> (Z)   |      | 205                 |      |               |

a. The product is factory calibrated at 2.5 V. The operational power supply range is from 2.16 V to 3.6 V.

**Table 3. Sensor characteristics (continued)**

| Symbol              | Parameter                                                                   | Test conditions                                                                | Min. | Typ. <sup>(1)</sup> | Max.  | Unit          |
|---------------------|-----------------------------------------------------------------------------|--------------------------------------------------------------------------------|------|---------------------|-------|---------------|
| LA_TCS <sub>0</sub> | Linear acceleration sensitivity change vs. temperature                      | FS bit set to 00                                                               |      | ±0.01               |       | %/°C          |
| LA_TyOff            | Linear acceleration typical Zero-g level offset accuracy <sup>(3),(4)</sup> | FS bit set to 00                                                               |      | ±60                 |       | mg            |
| LA_TCOff            | Linear acceleration Zero-g level change vs. temperature                     | Max delta from 25 °C                                                           |      | ±0.5                |       | mg/°C         |
| LA_An               | Acceleration noise density                                                  | FS bit set to 00, normal mode( <a href="#">Table 8.</a> ), ODR bit set to 1001 |      | 220                 |       | ug/(√Hz)      |
| M_R                 | Magnetic resolution                                                         |                                                                                |      | 2                   |       | mgauss        |
| M_CAS               | Magnetic cross-axis sensitivity                                             | Cross field = 0.5 gauss<br>H applied = ±3 gauss                                |      | ±1                  |       | %FS/<br>gauss |
| M_EF                | Maximum exposed field                                                       | No permanent effect on sensor performance                                      |      |                     | 10000 | gauss         |
| M_DF                | Magnetic disturbance field                                                  | Sensitivity starts to degrade. Use S/R pulse to restore sensitivity            |      |                     | 20    | gauss         |
| Top                 | Operating temperature range                                                 |                                                                                | -40  |                     | +85   | °C            |

1. Typical specifications are not guaranteed.
2. Verified by wafer level test and measurement of initial offset and sensitivity.
3. Typical Zero-g level offset value after MSL3 preconditioning.
4. Offset can be eliminated by enabling the built-in high-pass filter.

## 2.2 Temperature sensor characteristics

@ Vdd = 2.5 V, T = 25 °C unless otherwise noted <sup>(b)</sup>.

**Table 4. Temperature sensor characteristics**

| Symbol | Parameter                                        | Test condition | Min. | Typ. <sup>(1)</sup> | Max. | Unit                  |
|--------|--------------------------------------------------|----------------|------|---------------------|------|-----------------------|
| TSDr   | Temperature sensor output change vs. temperature | -              |      | 8                   |      | LSB/°C <sup>(2)</sup> |
| TODR   | Temperature refresh rate                         |                |      | ODR <sup>(3)</sup>  |      | Hz                    |
| Top    | Operating temperature range                      |                | -40  |                     | +85  | °C                    |

1. Typical specifications are not guaranteed.
2. 12-bit resolution.
3. For ODR configuration refer to [Table 72.](#)

b. The product is factory calibrated at 2.5 V.

## 2.3 Electrical characteristics

@ Vdd = 2.5 V, T = 25 °C unless otherwise noted.

**Table 5. Electrical characteristics**

| Symbol | Parameter                                         | Test conditions | Min. | Typ. <sup>(1)</sup> | Max.    | Unit |
|--------|---------------------------------------------------|-----------------|------|---------------------|---------|------|
| Vdd    | Supply voltage                                    | -               | 2.16 |                     | 3.6     | V    |
| Vdd_IO | Module power supply for I/O                       |                 | 1.71 | 1.8                 | Vdd+0.1 |      |
| Idd    | Current consumption in normal mode <sup>(2)</sup> |                 |      | 110                 |         | μA   |
| IddSL  | Current consumption in sleep-mode <sup>(3)</sup>  |                 |      | 1                   |         | μA   |
| Top    | Operating temperature range                       |                 | -40  |                     | +85     | °C   |

1. Typical specifications are not guaranteed.
2. Magnetic sensor setting ODR = 7.5 Hz, Accelerometer sensor ODR = 50 Hz.
3. Linear accelerometer in sleep-mode and magnetic sensor in power-down mode.

## 2.4 Communication interfaces characteristics

External pull-up resistors are required to support I<sup>2</sup>C standard and fast speed modes.

### 2.4.1 Sensor I<sup>2</sup>C - inter IC control interface

Subject to general operating conditions for V<sub>dd</sub> and Top.


Table 6. I<sup>2</sup>C slave timing values

| Symbol                                  | Parameter                                      | I <sup>2</sup> C standard mode <sup>(1)</sup> |      | I <sup>2</sup> C fast mode <sup>(1)</sup> |      | Unit |
|-----------------------------------------|------------------------------------------------|-----------------------------------------------|------|-------------------------------------------|------|------|
|                                         |                                                | Min.                                          | Max. | Min.                                      | Max. |      |
| f <sub>(SCL)</sub>                      | SCL clock frequency                            | 0                                             | 100  | 0                                         | 400  | kHz  |
| t <sub>w(SCLL)</sub>                    | SCL clock low time                             | 4.7                                           |      | 1.3                                       |      | μs   |
| t <sub>w(SCLH)</sub>                    | SCL clock high time                            | 4.0                                           |      | 0.6                                       |      |      |
| t <sub>su(SDA)</sub>                    | SDA setup time                                 | 250                                           |      | 100                                       |      | ns   |
| t <sub>h(SDA)</sub>                     | SDA data hold time                             | 0.01                                          | 3.45 | 0.01                                      | 0.9  | μs   |
| t <sub>r(SDA)</sub> t <sub>r(SCL)</sub> | SDA and SCL rise time                          |                                               | 1000 | 20 + 0.1C <sub>b</sub> <sup>(2)</sup>     | 300  | ns   |
| t <sub>f(SDA)</sub> t <sub>f(SCL)</sub> | SDA and SCL fall time                          |                                               | 300  | 20 + 0.1C <sub>b</sub> <sup>(2)</sup>     | 300  |      |
| t <sub>h(ST)</sub>                      | START condition hold time                      | 4                                             |      | 0.6                                       |      | μs   |
| t <sub>su(SR)</sub>                     | Repeated START condition setup time            | 4.7                                           |      | 0.6                                       |      |      |
| t <sub>su(SP)</sub>                     | STOP condition setup time                      | 4                                             |      | 0.6                                       |      |      |
| t <sub>w(SP:SR)</sub>                   | Bus free time between STOP and START condition | 4.7                                           |      | 1.3                                       |      |      |

1. Data based on standard I<sup>2</sup>C protocol requirement, not tested in production.

2. C<sub>b</sub> = total capacitance of one bus line, in pF.

Figure 3. I<sup>2</sup>C slave timing diagram



Note: Measurement points are done at 0.2·V<sub>dd\_IO</sub> and 0.8·V<sub>dd\_IO</sub>, for both ports.

## 2.5 Absolute maximum ratings

Stresses above those listed as “absolute maximum ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**Table 7. Absolute maximum ratings**

| Symbol           | Ratings                                       | Maximum value       | Unit     |
|------------------|-----------------------------------------------|---------------------|----------|
| Vdd              | Supply voltage                                | -0.3 to 4.8         | V        |
| Vdd_IO           | I/O pins supply voltage                       | -0.3 to 4.8         | V        |
| Vin              | Input voltage on any control pin (SCL, SDA)   | -0.3 to Vdd_IO +0.3 | V        |
| A <sub>POW</sub> | Acceleration (any axis, powered, Vdd = 2.5 V) | 3,000 for 0.5 ms    | <i>g</i> |
|                  |                                               | 10,000 for 0.1 ms   | <i>g</i> |
| A <sub>UNP</sub> | Acceleration (any axis, unpowered)            | 3,000 for 0.5 ms    | <i>g</i> |
|                  |                                               | 10,000 for 0.1 ms   | <i>g</i> |
| T <sub>OP</sub>  | Operating temperature range                   | -40 to +85          | °C       |
| T <sub>STG</sub> | Storage temperature range                     | -40 to +125         | °C       |
| ESD              | Electrostatic discharge protection            | 2 (HBM)             | kV       |



This device is sensitive to mechanical shock, improper handling can cause permanent damage to the part.



This device is sensitive to electrostatic discharge (ESD), improper handling can cause permanent damage to the part.

## 2.6 Terminology

### 2.6.1 Linear acceleration sensitivity

Linear acceleration sensitivity describes the gain of the accelerometer sensor and can be determined by applying 1 g acceleration to it. As the sensor can measure DC accelerations, this can be done easily by pointing the axis of interest towards the center of the Earth, noting the output value, rotating the sensor by 180 degrees (pointing to the sky) and noting the output value again. By doing so,  $\pm 1$  g acceleration is applied to the sensor. Subtracting the larger output value from the smaller one, and dividing the result by 2, leads to the actual sensitivity of the sensor. This value changes very little over temperature and also very little over time. The sensitivity tolerance describes the range of sensitivities of a large population of sensors.

### 2.6.2 Zero-g level

Zero-g level offset (TyOff) describes the deviation of an actual output signal from the ideal output signal if no acceleration is present. A sensor in a steady-state on a horizontal surface measures 0 g on the X axis and 0 g on the Y axis whereas the Z axis measures 1 g. The output is ideally in the middle of the dynamic range of the sensor (content of OUT registers 00h, data expressed as two's complement number). A deviation from the ideal value in this case is called Zero-g offset. Offset is, to some extent, a result of stress to the MEMS sensor and therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. Offset changes little over temperature, see "Zero-g level change vs. temperature". The Zero-g level tolerance (TyOff) describes the standard deviation of the range of Zero-g levels of a population of sensors.



### 3 Functionality

The LSM303DLHC is a system-in-package featuring a 3D digital linear acceleration and 3D digital magnetic field detection sensor.

The system includes specific sensing elements and an IC interface capable of measuring both the linear acceleration and magnetic field applied to it and providing a signal to the external world through an I<sup>2</sup>C serial interface with separated digital output.

The sensing system is manufactured using specialized micromachining processes, while the IC interfaces are manufactured using CMOS technology that allows designing a dedicated circuit which is trimmed to better match the sensing element characteristics.

The LSM303DLHC features two data-ready signals (RDY) which indicate when a new set of measured acceleration data and magnetic data are available, therefore simplifying data synchronization in the digital system that uses the device.

The LSM303DLHC may also be configured to generate a free-fall interrupt signal according to a programmed acceleration event along the enabled axes.

#### Linear acceleration operating mode

The LSM303DLHC provides two different acceleration operating modes: “normal mode” and “low-power mode”. While normal mode guarantees high resolution, low-power mode further reduces current consumption.

*Table 8* summarizes how to select the operating mode.

**Table 8. Accelerometer operating mode selection**

| Operating mode | CTRL_REG1[3]<br>(LPen bit) | CTRL_REG4[3]<br>(HR bit) | BW<br>[Hz] | Turn-on time<br>[ms] |
|----------------|----------------------------|--------------------------|------------|----------------------|
| Low-power mode | 1                          | 0                        | ODR/2      | 1                    |
| Normal mode    | 0                          | 1                        | ODR/9      | 7/ODR                |


#### 3.1 Factory calibration

The IC interface is factory calibrated for linear acceleration sensitivity (LA<sub>So</sub>), and linear acceleration Zero-g level (LA<sub>TyOff</sub>).

The trim values are stored inside the device in nonvolatile memory. Any time the device is turned on, the trimming parameters are downloaded into the registers to be used during normal operation. This allows the user to use the device without further calibration.

## 4 Application hints

Figure 4. LSM303DLHC electrical connections



### 4.1 Capacitors

The C1 and C2 external capacitors should be low SR value ceramic type constructions (typ. recommended value 200 mOhm). Reservoir capacitor C1 is nominally 4.7  $\mu\text{F}$  in capacitance, with the set/reset capacitor C2 nominally 0.22  $\mu\text{F}$  in capacitance.

The device core is supplied through the Vdd line. Power supply decoupling capacitors (C4 = 100 nF ceramic, C3 = 10  $\mu\text{F}$  Al) should be placed as near as possible to the supply pin of the device (common design practice). All the voltage and ground supplies must be present at the same time to have proper behavior of the IC (refer to [Figure 4](#)).

The functionality of the device and the measured acceleration/magnetic field data are selectable and accessible through the I<sup>2</sup>C interface.

The functions, the threshold, and the timing of the two interrupt pins (INT1 and INT2) can be completely programmed by the user through the I<sup>2</sup>C interface.

### 4.2 Pull-up resistors

Pull-up resistors (recommended value 10 kOhm) are placed on the two I<sup>2</sup>C bus lines.

### 4.3 Digital interface power supply

This digital interface, dedicated to the linear acceleration and to the magnetic field signal, is capable of operating with a standard power supply (Vdd) or using a dedicated power supply (Vdd\_IO).

### 4.4 Soldering information

The LGA package is compliant with the ECOPACK<sup>®</sup>, RoHS, and “Green” standard. It is qualified for soldering heat resistance according to JEDEC J-STD-020.

Leave “Pin 1 Indicator” unconnected during soldering.

Land pattern and soldering recommendations are available at [www.st.com/mems](http://www.st.com/mems).

### 4.5 High-current wiring effects

High current in the wiring and printed circuit traces can be culprits in causing errors in magnetic field measurements for compassing.

Conductor-generated magnetic fields add to the Earth’s magnetic field, causing errors in compass-heading computation.

Keep currents higher than 10 mA a few millimeters further away from the sensor IC.

## 5 Digital interfaces

The registers embedded inside the LSM303DLHC are accessible through two separate I<sup>2</sup>C serial interfaces, one for the accelerometer core and one for the magnetometer core.

**Table 9. Serial interface pin description**

| Pin name | Pin description                     |
|----------|-------------------------------------|
| SCL      | I <sup>2</sup> C serial clock (SCL) |
| SDA      | I <sup>2</sup> C serial data (SDA)  |

### 5.1 I<sup>2</sup>C serial interface

The LSM303DLHC I<sup>2</sup>C is a bus slave. The I<sup>2</sup>C is employed to write the data into the registers whose content can also be read back.

The relevant I<sup>2</sup>C terminology is given in the table below.

**Table 10. Serial interface pin description**

| Term        | Description                                                                               |
|-------------|-------------------------------------------------------------------------------------------|
| Transmitter | The device which sends data to the bus                                                    |
| Receiver    | The device which receives data from the bus                                               |
| Master      | The device which initiates a transfer, generates clock signals, and terminates a transfer |
| Slave       | The device addressed by the master                                                        |

There are two signals associated with the I<sup>2</sup>C bus, the serial clock line (SCL) and the serial data line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface.

### 5.1.1 I<sup>2</sup>C operation

The transaction on the bus is started through a START (ST) signal. A START condition is defined as a high-to-low transition on the data line while the SCL line is held high. After this has been transmitted by the master, the bus is considered busy. The next byte of data transmitted after the start condition contains the address of the slave in the first 7 bits and bit 8 tells whether the master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits after a start condition with its address. If they match, the device considers itself addressed by the master.

Data transfer with acknowledge is mandatory. The transmitter must release the SDA line during the acknowledge pulse. The receiver must then pull the data line low so that it remains stable low during the high period of the acknowledge clock pulse. A receiver which has been addressed is obliged to generate an acknowledge after each byte of data received.

The I<sup>2</sup>C embedded inside the LSM303DLHC behaves like a slave device and the following protocol must be adhered to. After the START condition (ST) a slave address is sent, once a slave acknowledge (SAK) has been returned, an 8-bit sub-address (SUB) is transmitted; the 7 LSBs represent the actual register address while the MSB enables address auto-increment. If the MSB of the SUB field is '1', the SUB (register address) is automatically increased to allow multiple data Read/Write.

**Table 11. Transfer when master is writing one byte to slave**

|        |    |         |     |     |     |      |     |    |
|--------|----|---------|-----|-----|-----|------|-----|----|
| Master | ST | SAD + W |     | SUB |     | DATA |     | SP |
| Slave  |    |         | SAK |     | SAK |      | SAK |    |

**Table 12. Transfer when master is writing multiple bytes to slave:**

|        |    |         |     |     |     |      |     |      |     |    |
|--------|----|---------|-----|-----|-----|------|-----|------|-----|----|
| Master | ST | SAD + W |     | SUB |     | DATA |     | DATA |     | SP |
| Slave  |    |         | SAK |     | SAK |      | SAK |      | SAK |    |

**Table 13. Transfer when master is receiving (reading) one byte of data from slave:**

|        |    |         |     |     |     |    |         |     |      |      |    |
|--------|----|---------|-----|-----|-----|----|---------|-----|------|------|----|
| Master | ST | SAD + W |     | SUB |     | SR | SAD + R |     |      | NMAK | SP |
| Slave  |    |         | SAK |     | SAK |    |         | SAK | DATA |      |    |

Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number of bytes transferred per transfer is unlimited. Data is transferred with the most significant bit (MSB) first. If a receiver can't receive another complete byte of data until it has performed some other function, it can hold the clock line SCL low to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for another byte and releases the data line. If a slave receiver doesn't acknowledge the slave address (i.e. it is not able to receive because it is performing some real-time function) the data line must be left high by the slave. The master can then abort the transfer. A low-to-high transition on the SDA line while the SCL line is high is defined as a STOP condition. Each data transfer must be terminated by the generation of a STOP (SP) condition.

### 5.1.2 Linear acceleration digital interface

**For linear acceleration the default (factory) 7-bit slave address is 0011001b.**

The slave address is completed with a Read/Write bit. If the bit is '1' (read), a repeated START (SR) condition must be issued after the two sub-address bytes; if the bit is '0' (write) the master transmits to the slave with the direction unchanged. *Table 14* explains how the read/write bit pattern is composed, listing all the possible configurations.

**Table 14. SAD+Read/Write patterns**

| Command | SAD[7:1] | R/W | SAD+R/W        |
|---------|----------|-----|----------------|
| Read    | 0011001  | 1   | 00110011 (33h) |
| Write   | 0011001  | 0   | 00110010 (32h) |

In order to read multiple bytes, it is necessary to assert the most significant bit of the sub-address field. In other words, SUB(7) must be equal to 1 while SUB(6-0) represents the address of the first register to be read.

In the presented communication format, MAK is master acknowledge and NMAK is no master acknowledge.

**Table 15. Transfer when master is receiving (reading) multiple bytes of data from slave**

|        |    |       |     |     |     |    |       |      |  |      |  |      |  |      |    |
|--------|----|-------|-----|-----|-----|----|-------|------|--|------|--|------|--|------|----|
| Master | ST | SAD+W |     | SUB |     | SR | SAD+R |      |  | MAK  |  | MAK  |  | NMAK | SP |
| Slave  |    |       | SAK |     | SAK |    | SAK   | DATA |  | DATA |  | DATA |  |      |    |

### 5.1.3 Magnetic field digital interface

**For magnetic sensors the default (factory) 7-bit slave address is 0011110xb.**

The slave address is completed with a Read/Write bit. If the bit is '1' (read), a repeated START (SR) condition must be issued after the two sub-address bytes. If the bit is '0' (write) the master transmits to the slave with the direction unchanged. [Table 16](#) explains how the SAD is composed.

**Table 16. SAD**

| Command | SAD[6:0] | R/W | SAD+R/W        |
|---------|----------|-----|----------------|
| Read    | 0011110  | 1   | 00111101 (3Dh) |
| Write   | 0011110  | 0   | 00111100 (3Ch) |

#### Magnetic signal interface reading/writing

The interface uses an address pointer to indicate which register location is to be read from or written to. These pointer locations are sent from the master to this slave device and succeed the 7-bit address plus 1 bit Read/Write identifier.

To minimize the communication between the master and magnetic digital interface of LSM303DLHC, the address pointer updates automatically without master intervention.

This automatic address pointer update has two additional features. First, when address 12 or higher is accessed, the pointer updates to address 00, and secondly, when address 08 is reached, the pointer rolls back to address 03. Logically, the address pointer operation functions as shown below.

If (address pointer = 08) then the address pointer = 03

Or else, if (address pointer >= 12) then the address pointer = 0

Or else, (address pointer) = (address pointer) + 1

The address pointer value itself cannot be read via the I<sup>2</sup>C bus.

Any attempt to read an invalid address location returns 0, and any write to an invalid address location, or an undefined bit within a valid address location, is ignored by this device.

## 6 Register mapping

*Table 17* provides a listing of the 8-bit registers embedded in the device and the corresponding addresses:

**Table 17. Register address map**

| Name                     | Slave address            | Type | Register address |          | Default  | Comment  |
|--------------------------|--------------------------|------|------------------|----------|----------|----------|
|                          |                          |      | Hex              | Binary   |          |          |
| Reserved (do not modify) | <a href="#">Table 14</a> |      | 00 - 1F          | --       | --       | Reserved |
| CTRL_REG1_A              | <a href="#">Table 14</a> | rw   | 20               | 010 0000 | 00000111 |          |
| CTRL_REG2_A              | <a href="#">Table 14</a> | rw   | 21               | 010 0001 | 00000000 |          |
| CTRL_REG3_A              | <a href="#">Table 14</a> | rw   | 22               | 010 0010 | 00000000 |          |
| CTRL_REG4_A              | <a href="#">Table 14</a> | rw   | 23               | 010 0011 | 00000000 |          |
| CTRL_REG5_A              | <a href="#">Table 14</a> | rw   | 24               | 010 0100 | 00000000 |          |
| CTRL_REG6_A              | <a href="#">Table 14</a> | rw   | 25               | 010 0101 | 00000000 |          |
| REFERENCE_A              | <a href="#">Table 14</a> | rw   | 26               | 010 0110 | 00000000 |          |
| STATUS_REG_A             | <a href="#">Table 14</a> | r    | 27               | 010 0111 | 00000000 |          |
| OUT_X_L_A                | <a href="#">Table 14</a> | r    | 28               | 010 1000 | output   |          |
| OUT_X_H_A                | <a href="#">Table 14</a> | r    | 29               | 010 1001 | output   |          |
| OUT_Y_L_A                | <a href="#">Table 14</a> | r    | 2A               | 010 1010 | output   |          |
| OUT_Y_H_A                | <a href="#">Table 14</a> | r    | 2B               | 010 1011 | output   |          |
| OUT_Z_L_A                | <a href="#">Table 14</a> | r    | 2C               | 010 1100 | output   |          |
| OUT_Z_H_A                | <a href="#">Table 14</a> | r    | 2D               | 010 1101 | output   |          |
| FIFO_CTRL_REG_A          | <a href="#">Table 14</a> | rw   | 2E               | 010 1110 | 00000000 |          |
| FIFO_SRC_REG_A           | <a href="#">Table 14</a> | r    | 2F               | 010 1111 |          |          |
| INT1_CFG_A               | <a href="#">Table 14</a> | rw   | 30               | 011 0000 | 00000000 |          |
| INT1_SRC_A               | <a href="#">Table 14</a> | r    | 31               | 011 0001 | 00000000 |          |
| INT1_THS_A               | <a href="#">Table 14</a> | rw   | 32               | 011 0010 | 00000000 |          |
| INT1_DURATION_A          | <a href="#">Table 14</a> | rw   | 33               | 011 0011 | 00000000 |          |
| INT2_CFG_A               | <a href="#">Table 14</a> | rw   | 34               | 011 0100 | 00000000 |          |
| INT2_SRC_A               | <a href="#">Table 14</a> | r    | 35               | 011 0101 | 00000000 |          |
| INT2_THS_A               | <a href="#">Table 14</a> | rw   | 36               | 011 0110 | 00000000 |          |
| INT2_DURATION_A          | <a href="#">Table 14</a> | rw   | 37               | 011 0111 | 00000000 |          |
| CLICK_CFG_A              | <a href="#">Table 14</a> | rw   | 38               | 011 1000 | 00000000 |          |
| CLICK_SRC_A              | <a href="#">Table 14</a> | rw   | 39               | 011 1001 | 00000000 |          |
| CLICK_THS_A              | <a href="#">Table 14</a> | rw   | 3A               | 011 1010 | 00000000 |          |



Table 17. Register address map (continued)

| Name                     | Slave address | Type | Register address |          | Default  | Comment  |
|--------------------------|---------------|------|------------------|----------|----------|----------|
|                          |               |      | Hex              | Binary   |          |          |
| TIME_LIMIT_A             | Table 14      | rw   | 3B               | 011 1011 | 00000000 |          |
| TIME_LATENCY_A           | Table 14      | rw   | 3C               | 011 1100 | 00000000 |          |
| TIME_WINDOW_A            | Table 14      | rw   | 3D               | 011 1101 | 00000000 |          |
| Reserved (do not modify) | Table 14      |      | 3E-3F            | --       | --       | Reserved |
| CRA_REG_M                | Table 16      | rw   | 00               | 00000000 | 0001000  |          |
| CRB_REG_M                | Table 16      | rw   | 01               | 00000001 | 0010000  |          |
| MR_REG_M                 | Table 16      | rw   | 02               | 00000010 | 00000011 |          |
| OUT_X_H_M                | Table 16      | r    | 03               | 00000011 | output   |          |
| OUT_X_L_M                | Table 16      | r    | 04               | 00000100 | output   |          |
| OUT_Z_H_M                | Table 16      | r    | 05               | 00000101 | output   |          |
| OUT_Z_L_M                | Table 16      | r    | 06               | 00000110 | output   |          |
| OUT_Y_H_M                | Table 16      | r    | 07               | 00000111 | output   |          |
| OUT_Y_L_M                | Table 16      | r    | 08               | 00001000 | output   |          |
| SR_REG_M                 | Table 16      | r    | 09               | 00001001 | 00000000 |          |
| IRA_REG_M                | Table 16      | r    | 0A               | 00001010 | 01001000 |          |
| IRB_REG_M                | Table 16      | r    | 0B               | 00001011 | 00110100 |          |
| IRC_REG_M                | Table 16      | r    | 0C               | 00001100 | 00110011 |          |
| Reserved (do not modify) | Table 16      |      | 0D-30            | --       | --       | Reserved |
| TEMP_OUT_H_M             | Table 16      |      | 31               | 00000000 | output   |          |
| TEMP_OUT_L_M             | Table 16      |      | 32               | 00000000 | output   |          |
| Reserved (do not modify) | Table 16      |      | 33-3A            | --       | --       | Reserved |

Registers marked as “Reserved” must not be changed. Writing to these registers may cause permanent damage to the device.

The content of the registers that are loaded at boot should not be changed. They contain the factory calibrated values. Their content is automatically restored when the device is powered up.

## 7 Register description

The device contains a set of registers which are used to control its behavior and to retrieve acceleration data. The register address, made up of 7 bits, is used to identify them and to write the data through the serial interface.

### 7.1 Linear acceleration register description

#### 7.1.1 CTRL\_REG1\_A (20h)

**Table 18. CTRL\_REG1\_A register**

|      |      |      |      |      |     |     |     |
|------|------|------|------|------|-----|-----|-----|
| ODR3 | ODR2 | ODR1 | ODR0 | LPen | Zen | Yen | Xen |
|------|------|------|------|------|-----|-----|-----|

**Table 19. CTRL\_REG1\_A description**

|          |                                                                                                            |
|----------|------------------------------------------------------------------------------------------------------------|
| ODR[3:0] | Data rate selection. Default value: 0000<br>(0000: power-down, others: refer to <a href="#">Table 20</a> ) |
| LPen     | Low-power mode enable. Default value: 0<br>(0: normal mode, 1: low-power mode)                             |
| Zen      | Z-axis enable. Default value: 1<br>(0: Z-axis disabled, 1: Z-axis enabled)                                 |
| Yen      | Y-axis enable. Default value: 1<br>(0: Y-axis disabled, 1: Y-axis enabled)                                 |
| Xen      | X-axis enable. Default value: 1<br>(0: X-axis disabled, 1: X-axis enabled)                                 |

**ODR[3:0]** is used to set the power mode and ODR selection. In the following table bit selection of ODR [3:0] for all frequencies is shown.

**Table 20. Data rate configuration**

| ODR3 | ODR2 | ODR1 | ODR0 | Power mode and ODR selection                    |
|------|------|------|------|-------------------------------------------------|
| 0    | 0    | 0    | 0    | Power-down mode                                 |
| 0    | 0    | 0    | 1    | Normal / low-power mode (1 Hz)                  |
| 0    | 0    | 1    | 0    | Normal / low-power mode (10 Hz)                 |
| 0    | 0    | 1    | 1    | Normal / low-power mode (25 Hz)                 |
| 0    | 1    | 0    | 0    | Normal / low-power mode (50 Hz)                 |
| 0    | 1    | 0    | 1    | Normal / low-power mode (100 Hz)                |
| 0    | 1    | 1    | 0    | Normal / low-power mode (200 Hz)                |
| 0    | 1    | 1    | 1    | Normal / low-power mode (400 Hz)                |
| 1    | 0    | 0    | 0    | Low-power mode (1.620 kHz)                      |
| 1    | 0    | 0    | 1    | Normal (1.344 kHz) / low-power mode (5.376 kHz) |