



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



iNEMO inertial module: 3D accelerometer and 3D gyroscope

Datasheet — production data

Features

- Analog supply voltage: 2.4 V to 3.6 V
- Digital supply voltage IOs: 1.8 V
- Low power mode
- Power-down mode
- 3 independent acceleration channels and 3 angular rate channels
- $\pm 2 g/\pm 4 g/\pm 8 g/\pm 16 g$ dynamically selectable full scale
- $\pm 250/\pm 500/\pm 2000$ dps dynamically selectable full scale
- SPI/I²C serial interface (16-bit data output)
- Programmable interrupt generator for free-fall and motion detection
- ECOPACK[®] RoHS and “Green” compliant


Application

- GPS navigation systems
- Impact recognition and logging
- Gaming and virtual reality input devices
- Motion activated functions
- Intelligent power saving for handheld devices
- Vibration monitoring and compensation
- Free-fall detection
- 6D orientation detection

Description

The LSM330DLC is a system-in-package featuring a 3D digital accelerometer and a 3D digital gyroscope.

ST’s family of MEMS sensor modules leverages the robust and mature manufacturing processes already used for the production of micromachined accelerometers.



The various sensing elements are manufactured using specialized micromachining processes, while the IC interfaces are developed using a CMOS technology that allows the design of a dedicated circuit which is trimmed to better match the sensing element characteristics.

The LSM330DLC has dynamically user-selectable full scale acceleration range of $\pm 2 g/\pm 4 g/\pm 8 g/\pm 16 g$ and angular rate of $\pm 250/\pm 500/\pm 2000$ deg/sec.

The accelerometer and gyroscope sensors can be either activated or separately put in Low power/Power-down mode for applications optimized for power saving.

The LSM330DLC is available in a plastic land grid array (LGA) package.

Table 1. Device summary

Part number	Temperature range [°C]	Package	Packing
LSM330DLC	-40 to +85	LGA-28L (4x5x1.1 mm)	Tray
LSM330DLCTR	-40 to +85		Tape and reel

Contents

- 1 Block diagram and pin description 7**
 - 1.1 Block diagram 7
 - 1.2 Pin description 8

- 2 Module specifications 10**
 - 2.1 Mechanical characteristics 10
 - 2.2 Electrical characteristics 11
 - 2.3 Temperature sensor characteristics 12
 - 2.4 Communication interface characteristics 13
 - 2.4.1 SPI - serial peripheral interface 13
 - 2.4.2 I2C - inter IC control interface 14
 - 2.5 Absolute maximum ratings 15

- 3 Terminology 16**
 - 3.1 Sensitivity 16
 - 3.2 Zero-g level 16

- 4 Functionality 17**
 - 4.1 Normal mode, Low power mode 17
 - 4.1.1 Self-test 17
 - 4.1.2 6D/4D orientation detection 17
 - 4.1.3 “Sleep-to-wake” and “Return to sleep” 18
 - 4.2 Linear acceleration digital main blocks 18
 - 4.2.1 FIFO 18
 - 4.2.2 Bypass mode 18
 - 4.2.3 FIFO mode 18
 - 4.2.4 Stream mode 18
 - 4.2.5 Stream-to-FIFO mode 19
 - 4.2.6 Retrieve data from FIFO 19
 - 4.3 Gyroscope digital main blocks 19
 - 4.4 FIFO 20
 - 4.4.1 Bypass mode 20
 - 4.4.2 FIFO mode 20



4.4.3	Stream mode	21
4.4.4	Bypass-to-stream mode	23
4.4.5	Stream-to-FIFO mode	23
4.4.6	Retrieve data from FIFO	24
4.5	Level-sensitive / Edge-sensitive data enable	24
4.5.1	Level-sensitive trigger stamping	25
4.5.2	Edge-sensitive trigger	25
4.6	Factory calibration	26
5	Application hints	27
5.1	External capacitors	27
5.2	Soldering information	28
6	Digital interfaces	29
6.1	I2C serial interface	29
6.1.1	I2C operation	30
6.2	SPI bus interface	32
6.2.1	SPI read	33
6.2.2	SPI write	34
6.2.3	SPI read in 3-wire mode	34
7	Register mapping	36
8	Register descriptions	39
8.1	CTRL_REG1_A (20h)	39
8.2	CTRL_REG2_A (21h)	40
8.3	CTRL_REG3_A (22h)	40
8.4	CTRL_REG4_A (23h)	41
8.5	CTRL_REG5_A (24h)	41
8.6	CTRL_REG6_A (25h)	42
8.7	REFERENCE/DATACAPTURE_A (26h)	42
8.8	STATUS_REG_A (27h)	42
8.9	OUT_X_L_A, OUT_X_H_A	43
8.10	OUT_Y_L_A, OUT_Y_H_A	43
8.11	OUT_Z_L_A, OUT_Z_H_A	43

8.12	FIFO_CTRL_REG_A (2Eh)	43
8.13	FIFO_SRC_REG_A (2Fh)	44
8.14	INT1_CFG_A (30h)	44
8.15	INT1_SRC_A (31h)	45
8.16	INT1_THS_A (32h)	46
8.17	INT1_DURATION_A (33h)	46
8.18	CLICK_CFG_A (38h)	47
8.19	CLICK_SRC_A (39h)	47
8.20	CLICK_THS_A (3Ah)	48
8.21	TIME_LIMIT_A (3Bh)	48
8.22	TIME_LATENCY_A (3Ch)	48
8.23	TIME WINDOW_A (3Dh)	48
8.24	Act_THS (3Eh)	49
8.25	Act_DUR (3Fh)	49
8.26	WHO_AM_I_G (0Fh)	49
8.27	CTRL_REG1_G (20h)	49
8.28	CTRL_REG2_G (21h)	51
8.29	CTRL_REG3_G (22h)	52
8.30	CTRL_REG4_G (23h)	52
8.31	CTRL_REG5_G (24h)	53
8.32	REFERENCE_G (25h)	53
8.33	OUT_TEMP_G (26h)	54
8.34	STATUS_REG_G (27h)	54
8.35	OUT_X_L_G, OUT_X_H_G	54
8.36	OUT_Y_L_G, OUT_Y_H_G	54
8.37	OUT_Z_L_G, OUT_Z_H_G	55
8.38	FIFO_CTRL_REG_G (2Eh)	55
8.39	FIFO_SRC_REG_G (2Fh)	55
8.40	INT1_CFG_G (30h)	56
8.41	INT1_SRC_G (31h)	56
8.42	INT1_THS_XH_G (32h)	57
8.43	INT1_THS_XL_G (33h)	57
8.44	INT1_THS_YH_G (34h)	57

8.45	INT1_THS_YL_G (35h)	58
8.46	INT1_THS_ZH_G (36h)	58
8.47	INT1_THS_ZL_G (37h)	58
8.48	INT1_DURATION_G (38h)	58
9	Package information	61
10	Revision history	62

List of tables

Table 1.	Device summary	1
Table 2.	Pin description	6
Table 3.	Mechanical characteristics	8
Table 4.	Electrical characteristics	9
Table 5.	Electrical characteristics	10
Table 6.	SPI slave timing values	11
Table 7.	I2C slave timing values	12
Table 8.	Absolute maximum ratings	13
Table 9.	Operating mode selection	15
Table 10.	Serial interface pin description	27
Table 11.	Serial interface pin description	27
Table 12.	Transfer when master is writing one byte to slave	28
Table 13.	Transfer when master is writing multiple bytes to slave	28
Table 14.	Transfer when master is receiving (reading) one byte of data from slave	28
Table 15.	Transfer when master is receiving (reading) multiple bytes of data from slave	28
Table 16.	Linear acceleration SAD+Read/Write patterns	29
Table 17.	Angular rate SAD+Read/Write patterns	29
Table 18.	Register address map	34
Table 19.	CTRL_REG1_A register	38
Table 20.	CTRL_REG1_A description	38
Table 21.	Data rate configuration	38
Table 22.	CTRL_REG2_A register	39
Table 23.	CTRL_REG2_A description	39
Table 24.	High-pass filter mode configuration	39
Table 25.	CTRL_REG3_A register	39
Table 26.	CTRL_REG3_A description	39
Table 27.	CTRL_REG4_A register	40
Table 28.	CTRL_REG4_A description	40
Table 29.	CTRL_REG5_A register	40
Table 30.	CTRL_REG5_A description	40
Table 31.	CTRL_REG6_A register	41
Table 32.	CTRL_REG6 description	41
Table 33.	REFERENCE_A register	41
Table 34.	REFERENCE register description	41
Table 35.	STATUS_REG_A register	41
Table 36.	STATUS_REG_A register description	41
Table 37.	FIFO_CTRL_REG_A register	42
Table 38.	FIFO_CTRL_REG_A register description	42
Table 39.	FIFO mode configuration	43
Table 40.	FIFO_SRC_REG_A register	43
Table 41.	FIFO_SRC_REG_A description	43
Table 42.	INT1_CFG_A register	43
Table 43.	INT1_CFG_A description	43
Table 44.	Interrupt mode	44
Table 45.	INT1_SRC_A register	44
Table 46.	INT1_SRC_A description	44
Table 47.	INT1_THS_A register	45
Table 48.	INT1_THS_A description	45

Table 49.	INT1_DURATION_A register	45
Table 50.	INT1_DURATION_A description	45
Table 51.	CLICK_CFG_A register	46
Table 52.	CLICK_CFG_A description	46
Table 53.	CLICK_SRC_A register	46
Table 54.	CLICK_SRC_A description	46
Table 55.	CLICK_THS_A register	47
Table 56.	CLICK_SRC_A description	47
Table 57.	TIME_LIMIT_A register	47
Table 58.	TIME_LIMIT_A description	47
Table 59.	TIME_LATENCY_A register	47
Table 60.	TIME_LATENCY_A description	47
Table 61.	TIME_WINDOW_A register	47
Table 62.	TIME_WINDOW_A description	48
Table 63.	Act_THS register	48
Table 64.	Act_THS description	48
Table 65.	Act_DUR register	48
Table 66.	Act_DUR description	48
Table 67.	WHO_AM_I_G register	48
Table 68.	CTRL_REG1_G register	48
Table 69.	CTRL_REG1_G description	48
Table 70.	DR and BW configuration setting	49
Table 71.	Power mode selection configuration	49
Table 72.	CTRL_REG2_G register	50
Table 73.	CTRL_REG2_G description	50
Table 74.	High-pass filter mode configuration	50
Table 75.	High-pass filter cut-off frequency configuration [Hz]	50
Table 76.	CTRL_REG3_G register	51
Table 77.	CTRL_REG3_G description	51
Table 78.	CTRL_REG4_G register	51
Table 79.	CTRL_REG4_G description	51
Table 80.	CTRL_REG5_G register	52
Table 81.	CTRL_REG5_G description	52
Table 82.	REFERENCE_G register	52
Table 83.	REFERENCE_G register description	52
Table 84.	OUT_TEMP_G register	53
Table 85.	OUT_TEMP_G register description	53
Table 86.	STATUS_REG_G register	53
Table 87.	STATUS_REG description	53
Table 88.	FIFO_CTRL_REG_G register	54
Table 89.	FIFO_CTRL_REG_G description	54
Table 90.	FIFO mode configuration	54
Table 91.	FIFO_SRC_REG_G register	54
Table 92.	FIFO_SRC_REG_G description	54
Table 93.	INT1_CFG_G register	55
Table 94.	INT1_CFG_G description	55
Table 95.	INT1_SRC_G register	55
Table 96.	INT1_SRC_G description	55
Table 97.	INT1_THS_XH_G register	56
Table 98.	INT1_THS_XH_G description	56
Table 99.	INT1_THS_XL_G register	56
Table 100.	INT1_THS_XL_G description	56

Table 101.	INT1_THS_YH_G register	56
Table 102.	INT1_THS_YH_G description	56
Table 103.	INT1_THS_YL_G register	57
Table 104.	INT1_THS_YL_G description	57
Table 105.	INT1_THS_ZH_G register	57
Table 106.	INT1_THS_ZH_G description	57
Table 107.	INT1_THS_ZL_G register	57
Table 108.	INT1_THS_ZL_G description	57
Table 109.	INT1_DURATION_G register	57
Table 110.	INT1_DURATION_G description	57
Table 111.	Document revision history	61


List of figures

Figure 1.	LSM330DLC block diagram	5
Figure 2.	Pin connection	6
Figure 3.	SPI slave timing diagram	11
Figure 4.	I2C slave timing diagram	12
Figure 5.	Gyroscope block diagram	17
Figure 6.	Bypass mode	18
Figure 7.	FIFO mode	19
Figure 8.	Stream mode	20
Figure 9.	Bypass-to-stream mode	21
Figure 10.	Trigger stream mode	22
Figure 11.	Level-sensitive trigger stamping (LVLen = 1; EXTRen = 0)	23
Figure 12.	Edge-sensitive trigger	24
Figure 13.	LSM330DLC electrical connection	25
Figure 14.	Read and write protocol	30
Figure 15.	SPI read protocol	31
Figure 16.	Multiple-byte SPI read protocol (2-byte example)	31
Figure 17.	SPI write protocol	32
Figure 18.	Multiple bytes SPI write protocol (2 bytes example)	32
Figure 19.	SPI read protocol in 3-wire mode	33
Figure 20.	INT1_Sel and Out_Sel configuration block diagram	52
Figure 21.	Wait disabled	58
Figure 22.	Wait enabled	59
Figure 23.	LGA-28 (4x5x1.1 mm): mechanical data and package dimensions	60

1 Block diagram and pin description


1.1 Block diagram

Figure 1. LSM330DLC block diagram



1.2 Pin description

Figure 2. Pin connection



AM10161V1

Table 2. Pin description

Pin#	Name	Function
1	GND	0 V supply
2	Res	Reserved. Connect to GND
3	Res	Reserved. Connect to GND
4	Res	Reserved. Connect to GND
5	Res	Reserved. Connect to GND
6	GND	0 V supply
7	Vdd	Power supply
8	Vdd	Power supply
9	Vdd	Power supply
10	Res	Reserved. Connect to Vdd
11	Res	Reserved. Connect to Vdd
12	Res	Reserved. Connect to Vdd
13	Res	Reserved. Connect to Vdd
14	Res	Reserved. Connect to Vdd
15	Cap	Connect to GND with ceramic capacitor, 10 nF (+/-10%), 25 V
16	DEN_G	Gyroscope data enable
17	DRDY_G/ INT2_G	Gyroscope data ready/interrupt signal 2
18	INT1_G	Gyroscope interrupt signal

Table 2. Pin description (continued)

Pin#	Name	Function
19	INT2_A	Accelerometer interrupt signal
20	INT1_A	Accelerometer interrupt signal
21	Vdd_IO	Power supply for IO pins
22	CS_G	Gyroscope: SPI enable I ² C/SPI mode selection (1: SPI idle mode / I ² C communication enabled; 0: SPI communication mode / I ² C disabled)
23	CS_A	Accelerometer: SPI enable I ² C/SPI mode selection (1: SPI idle mode / I ² C communication enabled; 0: SPI communication mode / I ² C disabled)
24	SCL_A/G	I ² C serial clock (SCL)/SPI serial port clock (SPC)
25	Vdd_IO	Power supply for IO pins
26	SDO_G	Gyroscope: SPI serial data output (SDO) I ² C least significant bit of the device address (SA0)
27	SDO_A	Accelerometer: SPI serial data output (SDO) I ² C least significant bit of the device address (SA0)
28	SDA_A/G	I ² C serial data (SDA) SPI serial data input (SDI) 3-wire interface serial data output (SDO)

2 Module specifications

2.1 Mechanical characteristics

@ Vdd = 3V, T = 25 °C unless otherwise noted ^(a)

Table 3. Mechanical characteristics

Symbol	Parameter	Test conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
LA_FS	Linear acceleration measurement range ⁽²⁾	User-selectable		±2		g
				±4		
				±8		
				±16		
G_FS	Angular rate measurement range ⁽³⁾	User-selectable		±250		dps
				±500		
				±2000		
LA_So	Linear acceleration sensitivity	FS = ±2 g		1		mg/digit
		FS = ±4 g		2		
		FS = ±8 g		4		
		FS = ±16 g		12		
G_So	Angular rate sensitivity	FS = ±250 dps		8.75		mdps/ digit
		FS = ±500 dps		17.50		
		FS = ±2000 dps		70		
LA_So	Linear acceleration sensitivity change vs. temperature	FS = ±2 g		±0.05		%/°C
G_SoDr	Angular rate sensitivity change vs. temperature	From -40 °C to +85 °C		±2		%
LA_TyOff	Linear acceleration typical zero-g level offset accuracy ⁽³⁾	FS bit set to 00		±60		mg
G_TyOff	Angular rate typical zero-rate level ⁽⁴⁾	FS = 250 dps		±10		dps
		FS = 500 dps		±15		
		FS = 2000 dps		±25		
LA_TCOff	Linear acceleration zero-g level change vs. temperature	Max delta from 25 °C		±0.5		mg/°C
G_TCOff	Zero-rate level change vs. temperature			±0.05		dps/°C
An	Acceleration noise density	FS = ±2 g, Normal mode Table 9 , ODR bit set to 1001 Table 19		220		μg/√Hz

a. The product is factory calibrated at 3.0 V. The operational power supply range is from 2.4 V to 3.6 V.

Table 3. Mechanical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
Rn	Rate noise density	FS = ±250 dps, BW = 50 Hz		0.03		dps/√Hz
Top	Operating temperature range		-40		+85	°C

1. Typical specifications are not guaranteed.
2. Verified by wafer level test and measurement of initial offset and sensitivity.
3. Typical zero-g level offset value after MSL3 preconditioning.
4. Offset can be eliminated by enabling the built-in high-pass filter.

2.2 Electrical characteristics

@ Vdd = 3 V, T = 25 °C unless otherwise noted

Table 4. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
Vdd	Supply voltage		2.4		3.6	V
Vdd_IO	Power supply for I/O		1.71		Vdd+0.1	V
LA_Idd	Accelerometer current consumption in Normal mode	ODR = 50 Hz		11		µA
		ODR = 1 Hz		2		
LA_IddLowP	Accelerometer current consumption in Low power mode	ODR = 50 Hz		6		µA
LA_IddPdn	Accelerometer current consumption in Power-down mode			0.5		µA
G_Idd	Gyroscope current consumption in Normal mode			6.1		mA
G_IddLowP	Gyroscope supply current in Sleep mode ⁽²⁾			2		mA
G_IddPdn	Gyroscope current consumption in Power-down mode			5		µA
VIH	Digital high level input voltage		0.8*Vdd_IO			V
VIL	Digital low level input voltage				0.2*Vdd_IO	V
VOH	High level output voltage		0.9*Vdd_IO			V
VOL	Low level output voltage				0.1*Vdd_IO	V
Top	Operating temperature range		-40		+85	°C

1. Typical specifications are not guaranteed.
2. Sleep mode introduces a faster turn-on time compared to Power-down mode.

2.3 Temperature sensor characteristics

@ Vdd = 3V, T = 25 °C unless otherwise noted ^(b)

Table 5. Electrical characteristics

Symbol	Parameter	Test condition	Min.	Typ. ⁽¹⁾	Max.	Unit
TSDr	Temperature sensor output change vs. temperature	-		-1		°C/digit
TODR	Temperature refresh rate			1		Hz
Top	Operating temperature range		-40		+85	°C

1. Typical specifications are not guaranteed.

b. The product is factory calibrated at 3.0 V.

2.4 Communication interface characteristics

2.4.1 SPI - serial peripheral interface


Subject to general operating conditions for V_{DD} and T_{OP}

Table 6. SPI slave timing values

Symbol	Parameter	Value ⁽¹⁾		Unit
		Min	Max	
t _c (SPC)	SPI clock cycle	100		ns
f _c (SPC)	SPI clock frequency		10	MHz
t _{su} (CS)	CS setup time	6		ns
t _h (CS)	CS hold time	8		
t _{su} (SI)	SDI input setup time	5		
t _h (SI)	SDI input hold time	15		
t _v (SO)	SDO valid output time		50	
t _h (SO)	SDO output hold time	9		
t _{dis} (SO)	SDO output disable time		50	

1. Values are guaranteed at 10 MHz clock frequency for SPI with both 4 and 3 wires, based on characterization results. Not tested in production.

Figure 3. SPI slave timing diagram^{(c)(d)}



3. Data on CS, SPC, SDI and SDO refer to pins: CS_A, CS_G, SCL_A/G, SDA_A/G, SDO_A / SDO_G.

- c. The SDO output line features an internal pull-up.
- d. Measurement points are done at 0.2·V_{DD_IO} and 0.8·V_{DD_IO}, for both input and output ports.

2.4.2 I²C - inter IC control interface

Subject to general operating conditions for V_{DD} and T_{OP}


Table 7. I²C slave timing values

Symbol	Parameter ⁽¹⁾	I ² C standard mode ⁽¹⁾		I ² C fast mode ⁽¹⁾		Unit
		Min	Max	Min	Max	
f _(SCL)	SCL clock frequency	0	100	0	400	KHz
t _{w(SCLL)}	SCL clock low time	4.7		1.3		μs
t _{w(SCLH)}	SCL clock high time	4.0		0.6		
t _{su(SDA)}	SDA setup time	250		100		ns
t _{h(SDA)}	SDA data hold time	0.01	3.45	0	0.9	μs
t _{r(SDA)} t _{r(SCL)}	SDA and SCL rise time		1000	20 + 0.1C _b ⁽²⁾	300	ns
t _{f(SDA)} t _{f(SCL)}	SDA and SCL fall time		300	20 + 0.1C _b ⁽²⁾	300	
t _{h(ST)}	START condition hold time	4		0.6		μs
t _{su(SR)}	Repeated START condition setup time	4.7		0.6		
t _{su(SP)}	STOP condition setup time	4		0.6		
t _{w(SP:SR)}	Bus free time between STOP and START condition	4.7		1.3		

1. SCL (SCL_A/G pin), SDA (SDA_A/G pin)

2. C_b = total capacitance of one bus line, in pF

Figure 4. I²C slave timing diagram^(e)



e. Measurement points are done at 0.2·V_{DD_IO} and 0.8·V_{DD_IO}, for both ports

2.5 Absolute maximum ratings

Stresses above those listed as “absolute maximum ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 8. Absolute maximum ratings⁽¹⁾

Symbol	Ratings	Maximum value	Unit
V _{dd}	Supply voltage	-0.3 to 4.8	V
V _{dd_IO}	I/O pins supply voltage	-0.3 to 4.8	V
V _{in}	Input voltage on any control pin (SCL_A/G, SDA_A/G, SDO_A, SDO_G, CS_A, CS_G, DEN_G)	-0.3 to V _{dd_IO} +0.3	V
A _{POW}	Acceleration (any axis, powered, V _{dd} = 3 V)	3000 g for 0.5 ms	
		10000 g for 0.1 ms	
A _{UNP}	Acceleration (any axis, unpowered)	3000 g for 0.5 ms	
		10000 g for 0.1 ms	
T _{OP}	Operating temperature range	-40 to +85	°C
T _{STG}	Storage temperature range	-40 to +125	°C
ESD	Electrostatic discharge protection	2 (HBM)	kV

1. Supply voltage on any pin should never exceed 4.8 V.



This is a mechanical shock sensitive device, improper handling can cause permanent damage to the part.



This is an ESD sensitive device, improper handling can cause permanent damage to the part.

3 Terminology

3.1 Sensitivity

Linear acceleration sensitivity can be determined e.g. by applying 1 *g* acceleration to the device. Because the sensor can measure DC accelerations, this can be done easily by pointing the selected axis towards the ground, noting the output value, rotating the sensor 180 degrees (pointing towards the sky) and noting the output value again. By doing so, ± 1 *g* acceleration is applied to the sensor. Subtracting the larger output value from the smaller one, and dividing the result by 2, leads to the actual sensitivity of the sensor. This value changes very little over temperature and over time. The sensitivity tolerance describes the range of sensitivities of a large number of sensors.

Angular Rate Sensitivity describes the angular rate gain of the sensor and can be determined by applying a defined angular velocity to it. This value changes very little over temperature and also very little over time.

3.2 Zero-*g* level

Linear acceleration zero-*g* level offset (TyOff) describes the deviation of an actual output signal from the ideal output signal if no acceleration is present. A sensor in a steady state on a horizontal surface will measure 0 *g* on both the X axis and Y axes, whereas the Z axis will measure 1 *g*. Ideally, the output is in the middle of the dynamic range of the sensor (content of OUT registers 00h, data expressed as 2's complement number). A deviation from the ideal value in this case is called zero-*g* offset.

Offset is to some extent a result of stress to MEMS sensor and therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. Offset changes little over temperature, see "Linear acceleration zero-*g* level change vs. temperature" in [Table 3](#). The zero-*g* level tolerance (TyOff) describes the standard deviation of the range of zero-*g* levels of a group of sensors.

Angular rate zero-rate level describes the actual output value if there is no angular rate present. zero-rate level of precise MEMS sensors is, to some extent, a result of stress to the sensor and therefore zero-rate level can slightly change after mounting the sensor onto a printed circuit board or after exposing it to extensive mechanical stress. This value changes very little over temperature and over time.

4 Functionality

The LSM330DLC is a system-in-package featuring a 3D digital accelerometer and a 3D digital gyroscope.

The device includes specific sensing elements and two IC interfaces capable to measuring both the acceleration and angular rate applied to the module and to provide a signal to external applications through an SPI/I²C serial interface.

The various sensing elements are manufactured using specialized micromachining processes, while the IC interfaces are developed using a CMOS technology that allows the design of a dedicated circuit which is trimmed to better match the sensing element characteristics.

The LSM330DLC may also be configured to generate an inertial *wakeup* and *free-fall* interrupt signal according to a programmed acceleration event along the enabled axes.

4.1 Normal mode, Low power mode

The LSM330DLC provides two different operating modes: *Normal mode* and *Low power mode*. Normal mode guarantees high resolution, while Low power mode further reduces current consumption.

The table below summarizes how to select the operating mode and the corresponding characteristics.

Table 9. Operating mode selection

Operating mode	CTRL_REG1[3] (LPen bit)	CTRL_REG4[3] (HR bit)	BW [Hz]	Turn-on time [ms]
Low power mode (8-bit)	1	0	ODR/2	1
Normal mode (12-bit)	0	1	ODR/9	7/ODR(kHz)

4.1.1 Self-test

Self-test allows the checking of sensor functionality without moving it. The self-test function is off when the self-test bit (ST) is programmed to '0'. When the self-test bit is programmed to '1' an actuation force is applied to the sensor, simulating a definite input acceleration. In this case, the sensor outputs exhibit a change in their DC levels which are related to the selected full scale through the device sensitivity. When self-test is activated, the device output level is given by the algebraic sum of the signals produced by the acceleration acting on the sensor and by the electrostatic test-force. If the output signals change within the amplitude specified in [Table 3](#), then the sensor is working properly and the parameters of the interface chip are within the defined specifications.

4.1.2 6D/4D orientation detection

The LSM330DLC includes 6D/4D orientation detection. In this configuration the interrupt is generated when the device is stable in a known direction. In 4D configuration, Z axis position detection is disabled.

4.1.3 “Sleep-to-wake” and “Return to sleep”

The LSM330DLC can be programmed to automatically switch to Low power mode upon recognition of a determined event. Once the event condition is over, the device returns to the preset Normal mode.

To enable this function, the desired threshold value must be stored in the [Act_THS register](#), while the duration value is written in the [Act_DUR register](#).

When the internally high-pass filtered acceleration becomes lower than the threshold value on all the three axes, the device automatically switches to Low power mode (10Hz ODR). During this condition, the ODRx bits and LPen bit in the [CTRL_REG1_G register](#) and the HR bit in the [CTRL_REG3_G register](#) are not considered.

When the acceleration goes back over the threshold (on at least one axis), the system restores the operating mode and ODRs as per the [CTRL_REG1_G register](#) and [CTRL_REG3_G register](#) settings.

4.2 Linear acceleration digital main blocks

4.2.1 FIFO

The LSM330DLC embeds 32 slots of data FIFO for each of the three output channels: X, Y and Z. This allows consistent power saving for the system, since the host processor does not need to continuously poll data from the sensor, but it can wake up only when needed and burst the significant data out from the FIFO. This buffer can work accordingly in four different modes: Bypass mode, FIFO mode, Stream mode and Stream-to-FIFO mode. Each mode is selected by the FIFO_MODE bits in the [FIFO_CTRL_REG_A register](#). Programmable watermark level, FIFO_empty or FIFO_Full events can be enabled to generate dedicated interrupts on the INT1_A/INT2_A pin (configured through the [FIFO_CTRL_REG_A register](#)).

4.2.2 Bypass mode

In Bypass mode, the FIFO is not operational and for this reason it remains empty. For each channel only the first address is used. The remaining FIFO slots are empty.

4.2.3 FIFO mode

In FIFO mode, data from the X, Y and Z channels are stored into the FIFO. A watermark interrupt can be enabled (FIFO_WTMK_EN bit in the [FIFO_CTRL_REG_A register](#) in order to be raised when the FIFO is filled to the level specified into the FIFO_WTMK_LEVEL bits of the [FIFO_CTRL_REG_A register](#). The FIFO continues filling until it is full (32 slots of data for X, Y and Z). When full, the FIFO stops collecting data from the input channels.

4.2.4 Stream mode

In Stream mode, data from X, Y and Z measurement are stored into the FIFO. A watermark interrupt can be enabled and set as in FIFO mode. The FIFO continues filling until it is full (32 slots of data for X, Y and Z). When full, the FIFO discards the older data as the new data arrives.

4.2.5 Stream-to-FIFO mode


In Stream-to-FIFO mode, data from X, Y and Z measurement is stored in the FIFO. A watermark interrupt can be enabled (FIFO_WTMK_EN bit in the *FIFO_CTRL_REG_A register*) in order to be raised when the FIFO is filled to the level specified in the FIFO_WTMK_LEVEL bits of the *FIFO_CTRL_REG_A register*. The FIFO continues filling until it is full (32 slots of 8-bit data for X, Y and Z). When full, the FIFO discards the older data as the data new arrives. Once trigger event occurs, the FIFO starts operating in FIFO mode.

4.2.6 Retrieve data from FIFO

FIFO data is read through *OUT_X_L_A, OUT_X_H_A, OUT_Y_L_A, OUT_Y_H_A* and *OUT_Z_L_A, OUT_Z_H_A*. When the FIFO is in Stream, Trigger or FIFO mode, a read operation to the *OUT_X_L_A, OUT_X_H_A, OUT_Y_L_A, OUT_Y_H_A* or *OUT_Z_L_A, OUT_Z_H_A* registers provides the data stored in the FIFO. Each time data is read from the FIFO, the oldest X, Y and Z data are placed in the *OUT_X_L_A, OUT_X_H_A, OUT_Y_L_A, OUT_Y_H_A* and *OUT_Z_L_A, OUT_Z_H_A* registers and both single read and read_burst operations can be used.

4.3 Gyroscope digital main blocks

Figure 5. Gyroscope block diagram




4.4 FIFO

The LSM330DLC embeds 32 slots of 16-bit data FIFO for each of the three output channels: yaw, pitch and roll. This allows consistent power saving for the system, since the host processor does not need to continuously poll data from the sensor, but can wake up only when needed and burst the significant data out from the FIFO. This buffer can work accordingly in five different modes: Bypass mode, FIFO mode, Stream mode, Bypass-to-Stream mode and Stream-to-FIFO mode. Each mode is selected by the FIFO_MODE bits in the *FIFO_CTRL_REG_G register*. Programmable watermark level, FIFO_empty or FIFO_Full events can be enabled to generate dedicated interrupts on the DRDY_G/INT2_G pin (configured through the *CTRL_REG3_G register* and event detection information is available in the *FIFO_SRC_REG_G register*. Watermark level can be configured to WTM4:0 in the *FIFO_CTRL_REG_G register*.

4.4.1 Bypass mode

In Bypass mode, the FIFO is not operational and for this reason it remains empty. As described in *Figure 6* below, for each channel only the first address is used. The remaining FIFO slots are empty. When new data is available the old data is overwritten.

Figure 6. Bypass mode




4.4.2 FIFO mode

In FIFO mode, data from the yaw, pitch and roll channels is stored in the FIFO. A watermark interrupt can be enabled (I2_WMK bit in the *CTRL_REG3_G register*) in order to be raised when the FIFO is filled to the level specified in the WTM 4:0 bits of the *FIFO_CTRL_REG_G register*. The FIFO continues filling until it is full (32 slots of 16-bit data for yaw, pitch and roll). When full, the FIFO stops collecting data from the input channels. To restart data collection, the *FIFO_CTRL_REG_G register* must be written back to Bypass mode.

FIFO mode is represented in *Figure 7: FIFO mode*.

Figure 7. FIFO mode



4.4.3 Stream mode

In Stream mode, data from yaw, pitch and roll measurement is stored in the FIFO. A watermark interrupt can be enabled and set as in FIFO mode. The FIFO continues filling until it is full (32 slots of 16-bit data for yaw, pitch and roll). When full, the FIFO discards the older data as the new data arrives. Programmable watermark level events can be enabled to generate dedicated interrupts on the DRDY_G/INT2_G pin (configured through the [CTRL_REG3_G register](#)).

Stream mode is represented in [Figure 8: Stream mode](#).

Figure 8. Stream mode

