

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# GY Dual 200MHz, 30V/µs 16-Bit Accurate A<sub>V</sub> ≥ 2 Op Amp

### **FEATURES**

- Stable in Gain  $A_V \ge 2$  ( $A_V = -1$ )
- 200MHz Gain Bandwidth Product
- 30V/µs Slew Rate
- Settling Time: 800ns (150µV, 10V Step)
- Specified at ±5V and ±15V Supplies
- Maximum Input Offset Voltage: 125µV
- Low Distortion: -96.5dB for 100kHz, 10V<sub>P-P</sub>
- Maximum Input Offset Voltage Drift: 3µV/°C
- Maximum Inverting Input Bias Current: 10nA
- Minimum DC Gain: 300V/mV
- Minimum Output Swing into 2k: ±12.8V
- Input Noise Voltage: 5nV/√Hz
- Input Noise Current: 0.6pA/√Hz
- Total Input Noise Optimized for  $1k\Omega < R_S < 20k\Omega$
- Available in 8-Lead Plastic SO and 12-Lead (4mm × 4mm) DFN Packages

# **APPLICATIONS**

- Precision Instrumentation
- High Accuracy Data Acquisition Systems
- 16-Bit DAC Current-to-Voltage Converter
- ADC Buffer
- Low Distortion Active Filters
- Photodiode Amplifiers

# DESCRIPTION

The LT®1469-2 is a dual, precision high speed operational amplifier with 16-bit accuracy, decompensated to be stable in a gain of 2 or greater. The combination of precision and AC performance makes the LT1469-2 the optimum choice for high accuracy applications such as DAC current-to-voltage conversion and ADC buffers. The initial accuracy and drift characteristics of the input offset voltage and inverting input bias current are tailored for inverting applications.


The 200MHz gain bandwidth ensures high open-loop gain at frequency for reducing distortion. In noninverting applications such as an ADC buffer, the low distortion and DC accuracy allow full 16-bit AC and DC performance. The high slew rate of the LT1469-2 improves large-signal performance in applications such as active filters and instrumentation amplifiers compared to other precision op amps.

The LT1469-2 is specified on power supply voltages of  $\pm 5V$  and  $\pm 15V$  and from  $-40^{\circ}C$  to  $85^{\circ}C$ . It is available in an 8-lead SOIC package and a space saving  $4\text{mm} \times 4\text{mm}$  leadless package. For a unity-gain stable op amp with same DC performance, see the LT1469 datasheet.


∠7, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

# TYPICAL APPLICATION

#### 16-Bit DAC I-to-V Converter



#### Large-Signal Transient, $A_V = -1$





# **ABSOLUTE MAXIMUM RATINGS** (Note 1)

 Specified Temperature Range (Note 5) .... –40°C to 85°C Maximum Junction Temperature...... 150°C Storage Temperature Range...... –65°C to 150°C

# PIN CONFIGURATION



# ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT1469CS8-2#PBF	LT1469CS8-2#TRPBF	14692	8-Lead Plastic Small Outline	0°C to 70°C
LT1469IS8-2#PBF	LT1469IS8-2#TRPBF	14692	8-Lead Plastic Small Outline	-40°C to 85°C
LT1469ACDF-2#PBF	LT1469ACDF-2#TRPBF	14692	12-Lead (4mm × 4mm) Plastic DFN	0°C to 70°C
LT1469AIDF-2#PBF	LT1469AIDF-2#TRPBF	14692	12-Lead (4mm × 4mm) Plastic DFN	-40°C to 85°C
LT1469CDF-2#PBF	LT1469CDF-2#TRPBF	14692	12-Lead (4mm × 4mm) Plastic DFN	0°C to 70°C
LT1469IDF-2#PBF	LT1469IDF-2#TRPBF	14692	12-Lead (4mm × 4mm) Plastic DFN	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V <sub>SUPPLY</sub>	MIN T	YP MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	S8 Package	±15V ±5V	-	0 125 0 200	μV μV
		LT1469A, DF Package	±15V ±5V	-	0 125 0 200	μV μV
		LT1469, DF Package	±15V ±5V		00 225 50 300	μV μV
I <sub>OS</sub>	Input Offset Current		±5V to ±15V	1	3 ±50	nA



# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V <sub>SUPPLY</sub>	MIN	TYP	MAX	UNITS
I <sub>B</sub> -	Inverting Input Bias Current		±5V to ±15V		3	±10	nA
I <sub>B</sub> +	Noninverting Input Bias Current		±5V to ±15V		-10	±40	nA
	Input Noise Voltage	0.1Hz to 10Hz	±5V to ±15V		0.3		μV <sub>P-P</sub>
e <sub>n</sub>	Input Noise Voltage Density	f = 10kHz	±5V to ±15V		5		nV/√Hz
i <sub>n</sub>	Input Noise Current Density	f = 10kHz	±5V to ±15V		0.6		pA/√Hz
R <sub>IN</sub>	Input Resistance	Common Mode, V <sub>CM</sub> = ±12.5V Differential	±15V ±15V	100 50	240 150		MΩ kΩ
C <sub>IN</sub>	Input Capacitance		±15V		4		pF
V <sub>CM</sub>	Input Voltage Range (Positive)	Guaranteed by CMRR	±15V ±5V	12.5 2.5	13.5 3.6		V
	Input Voltage Range (Negative)	Guaranteed by CMRR	±15V ±5V		-14.3 -4.4	−12.5 −2.5	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12.5V$ $V_{CM} = \pm 2.5V$	±15V ±5V	96 96	110 112		dB dB
	Minimum Supply Voltage	Guaranteed by PSRR			±2.5	±4.5	V
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.5 V \text{ to } \pm 15 V$		100	112		dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$V_{OUT} = \pm 12.5V$ , $R_L = 10k$ $V_{OUT} = \pm 12.5V$ , $R_L = 2k$ $V_{OUT} = \pm 2.5V$ , $R_L = 10k$ $V_{OUT} = \pm 2.5V$ , $R_L = 2k$	±15V ±15V ±5V ±5V	300 300 200 200	2000 2000 8000 8000		V/mV V/mV V/mV V/mV
V <sub>OUT</sub>	Maximum Output Swing	$\begin{array}{l} R_L = 10 k, 1 mV \ Overdrive \\ R_L = 2 k, 1 mV \ Overdrive \\ R_L = 10 k, 1 mV \ Overdrive \\ R_L = 2 k, 1 mV \ Overdrive \end{array}$	±15V ±15V ±5V ±5V	±13.0 ±12.8 ±3.0 ±2.8	±13.6 ±13.5 ±3.7 ±3.6		V V V
I <sub>OUT</sub>	Maximum Output Current	$V_{OUT}$ = ±12.5V, 1mV Overdrive $V_{OUT}$ = ±2.5V, 1mV Overdrive	±15V ±5V	±15 ±15	±22 ±22		mA mA
I <sub>SC</sub>	Output Short-Circuit Current	V <sub>OUT</sub> = 0V, 0.2V Overdrive (Note 3)	±15V	±25	±40		mA
SR	Slew Rate	R <sub>L</sub> = 2k (Note 6)	±15V ±5V	20 15	30 22		V/µs V/µs
FPBW	Full-Power Bandwidth	10V Peak, (Note 7) 3V Peak, (Note 7)	±15V ±5V		475 1160		kHz kHz
GBW	Gain Bandwidth Product	f = 100kHz, R <sub>L</sub> = 2k	±15V ±5V	140 130	200 190		MHz MHz
t <sub>S</sub>	Settling Time	10V Step, 0.01%, A <sub>V</sub> = -1 10V Step, 150µV, A <sub>V</sub> = -1	±15V ±15V		650 800		ns ns
R <sub>OUT</sub>	Output Resistance	A <sub>V</sub> = -1, f = 100kHz	±15V		0.02		Ω
	Channel Separation	$V_{OUT} = \pm 12.5V$ , $R_L = 2k$ $V_{OUT} = \pm 2.5V$ , $R_L = 2k$	±15V ±5V	100 100	130 130		dB dB
Is	Supply Current	Per Amplifier	±15V ±5V		4.1 3.8	5.2 5	mA mA
ΔV <sub>OS</sub>	Input Offset Voltage Match		±15V ±5V		30 50	225 350	μV μV
Δl <sub>B</sub> -	Inverting Input Bias Current Match		±5V to ±15V		2	18	nA
Δl <sub>B</sub> +	Noninverting Input Bias Current Match		±5V to ±15V		5	78	nA
ΔCMRR	Common Mode Rejection Match	$V_{CM} = \pm 12.5V \text{ (Note 9)}$ $V_{CM} = \pm 2.5V \text{ (Note 9)}$	±15V ±5V	93 93	113 115		dB dB
ΔPSRR	Power Supply Rejection Match	$V_S = \pm 4.5 \text{V to } \pm 15 \text{V (Note 9)}$		97	115		dB



# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, $0^{\circ}C \leq T_A \leq 70^{\circ}C$ . $V_{CM} = 0V$ unless otherwise noted.

$\begin{array}{c cccc} \Delta V_{OS}/\Delta T & Input \\ \hline I_{OS} & Input \\ \Delta I_{OS}/\Delta T & Input \\ \hline I_{B}- & Inver \\ \Delta I_{B}-/\Delta T & Inver \\ \hline I_{B}+ & Noni \\ \hline V_{CM} & Input \\ \hline \end{array}$	at Offset Voltage Drift  at Offset Current at Offset Current Drift rting Input Bias Current rting Input Bias Current rting Input Bias Current inverting Input Bias Current at Voltage Range (Positive)	S8 Package  LT1469A, DF Package  LT1469, DF Package  (Note 8)  (Note 8)  (Note 8)  Guaranteed by CMRR  Guaranteed by CMRR	±15V ±5V ±15V ±5V ±15V ±5V ±5V to ±15V ±5V to ±15V ±5V to ±15V ±5V to ±15V ±5V to ±15V ±5V to ±15V	•	12.5	1 1 60 40	350 350 225 275 450 450 5 3 ±80 ±20	μV μV μV μV/°C μV/°C πA pA/°C
$\begin{array}{c c} I_{OS} & Input \\ \hline AI_{OS}/\Delta T & Input \\ I_B- & Inver \\ \hline \Delta I_B-/\Delta T & Inver \\ \hline I_B+ & Noni \\ \hline V_{CM} & Input \\ \hline \end{array}$	at Offset Current  It Offset Current Drift  It offset Current Drift  It offset Current Drift  It offset Current Drift  It offset Current  It offset Current  It voltage Range (Positive)  It voltage Range (Negative)	LT1469, DF Package  (Note 8)  (Note 8)  (Note 8)  Guaranteed by CMRR	±5V ±15V ±5V ±15V ±5V to ±15V ±5V to ±15V ±5V to ±15V ±5V to ±15V ±5V to ±15V	•	12.5	60	275 450 450 5 3 ±80	μV μV/°C μV/°C μV/°C nA pA/°C
$\begin{array}{c c} I_{OS} & Input \\ \hline \Delta I_{OS}/\Delta T & Input \\ \hline I_{B}- & Inver \\ \hline \Delta I_{B}-/\Delta T & Inver \\ \hline I_{B}+ & Noni \\ \hline V_{CM} & Input \\ \hline \end{array}$	at Offset Current  It Offset Current Drift  It offset Current Drift  It offset Current Drift  It offset Current Drift  It offset Current  It offset Current  It voltage Range (Positive)  It voltage Range (Negative)	(Note 8)  (Note 8)  (Note 8)  Guaranteed by CMRR	±5V ±15V ±5V to ±15V ±5V to ±15V ±5V to ±15V ±5V to ±15V ±5V to ±15V ±5V to ±15V	•	12.5	60	450 5 3 ±80 ±20	μV/°C μV/°C nA pA/°C nA
$\begin{array}{c c} I_{OS} & Input \\ \hline AI_{OS}/\Delta T & Input \\ I_B- & Inver \\ \hline \Delta I_B-/\Delta T & Inver \\ \hline I_B+ & Noni \\ \hline V_{CM} & Input \\ \hline \end{array}$	at Offset Current  It Offset Current Drift  It offset Current Drift  It offset Current Drift  It offset Current Drift  It offset Current  It offset Current  It voltage Range (Positive)  It voltage Range (Negative)	(Note 8)  (Note 8)  Guaranteed by CMRR	±5V ±5V to ±15V ±5V to ±15V ±5V to ±15V ±5V to ±15V ±5V to ±15V ±15V	•	12.5	60	3 ±80 ±20	μV/°C μV/°C nA pA/°C nA
$ \begin{array}{c cccc} & & & & & \\ & \Delta I_{OS}/\Delta T & & & & \\ I_B- & & & & & \\ & \Delta I_B-/\Delta T & & & & \\ I_B+ & & & & & \\ V_{CM} & & & & \\ \end{array} $	rting Input Bias Current rting Input Bias Current rting Input Bias Current Drift inverting Input Bias Current at Voltage Range (Positive)	(Note 8)  Guaranteed by CMRR	±5V to ±15V ±5V to ±15V ±5V to ±15V ±5V to ±15V ±15V	•	12.5		±20	pA/°C nA pA/°C
$ \begin{array}{c c} I_B- & \text{Inver} \\ \underline{\Delta I_B-/\Delta T} & \text{Inver} \\ I_B+ & \text{Noni} \\ V_{CM} & \text{Input} \end{array} $	rting Input Bias Current rting Input Bias Current Drift inverting Input Bias Current at Voltage Range (Positive) at Voltage Range (Negative)	(Note 8)  Guaranteed by CMRR	±5V to ±15V ±5V to ±15V ±5V to ±15V ±15V	•	12.5			nA pA/°C
	rting Input Bias Current Drift inverting Input Bias Current It Voltage Range (Positive) It Voltage Range (Negative)	Guaranteed by CMRR	±5V to ±15V ±5V to ±15V ±15V	•	10.5	40		pA/°C
I <sub>B</sub> + Noni V <sub>CM</sub> Input	inverting Input Bias Current It Voltage Range (Positive) It Voltage Range (Negative)	Guaranteed by CMRR	±5V to ±15V ±15V		10.5	40	+60	
V <sub>CM</sub> Input	it Voltage Range (Positive)	·	±15V		10.5		+60	
	it Voltage Range (Negative)	·		•	10.5		_00	nA
Lance		Guaranteed by CMRR		•	2.5			V
Inpu		dual anticour by civil it	±15V ±5V	•			-12.5 -2.5	V
CMRR Com	nmon Mode Rejection Ratio	$V_{CM} = \pm 12.5V$	±15V	•	94			dB
		$V_{CM} = \pm 2.5 V$	±5V	•	94			dB
Minii	mum Supply Voltage	Guaranteed by PSRR		•			± 4.5	V
PSRR Powe	er Supply Rejection Ratio	V <sub>S</sub> = ±4.5V to ±15V		•	95			dB
A <sub>VOL</sub> Large	e-Signal Voltage Gain	$V_{OUT} = \pm 12.5 \text{V}, R_L = 10 \text{k}$ $V_{OUT} = \pm 12.5 \text{V}, R_L = 2 \text{k}$ $V_{OUT} = \pm 2.5 \text{V}, R_L = 10 \text{k}$ $V_{OUT} = \pm 2.5 \text{V}, R_L = 2 \text{k}$	±15V ±15V ±5V ±5V	•	100 100 100 100			V/mV V/mV V/mV V/mV
V <sub>OUT</sub> Maxi	imum Output Swing	$R_L = 10k$ , 1mV Overdrive $R_L = 2k$ , 1mV Overdrive $R_L = 10k$ , 1mV Overdrive $R_L = 2k$ , 1mV Overdrive	±15V ±15V ±5V ±5V	•	±12.9 ±12.7 ±2.9 ±2.7			V V V
I <sub>OUT</sub> Maxi	imum Output Current	$V_{OUT} = \pm 12.5V$ , 1mV Overdrive $V_{OUT} = \pm 2.5V$ , 1mV Overdrive	±15V ±5V	•	±12.5 ±12.5			mA mA
I <sub>SC</sub> Outp	out Short-Circuit Current	V <sub>OUT</sub> = 0V, 0.2V Overdrive (Note 3)	±15V	•	±17			mA
SR Slew	ı Rate	R <sub>L</sub> = 2k (Note 6)	±15V ±5V	•	18 13			V/µs V/µs
GBW Gain	Bandwidth Product	f = 100kHz, R <sub>L</sub> = 2k	±15V ±5V	•	130 120	200 190		MHz MHz
Chan	nnel Separation	$V_{OUT} = \pm 12.5V, R_L = 2k$ $V_{OUT} = \pm 2.5V, R_L = 2k$	±15V ±5V	•	98 98			dB dB
I <sub>S</sub> Supp	ply Current	Per Amplifier	±15V ±5V	•			6.5 6.3	mA mA
ΔV <sub>OS</sub> Input	it Offset Voltage Match		±15V ±5V	•			600 600	μV μV
$\Delta I_B$ Inver	rting Input Bias Current Match		±5V to ±15V	•			38	nA
	inverting Input Bias Current Match		±5V to ±15V	•			118	nA
	nmon Mode Rejection Match	V <sub>CM</sub> = ±12.5V (Note 9) V <sub>CM</sub> = ±2.5V (Note 9)	±15V ±5V	•	91 91			dB dB
ΔPSRR Powe	er Supply Rejection Match	$V_S = \pm 4.5 \text{V to } \pm 15 \text{V (Note 9)}$		•	92			dB

/ LINEAR

# **ELECTRICAL CHARACTERISTICS** The ullet denotes the specifications which apply over the full operating temperature range, $-40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}$ , $V_{CM} = 0V$ unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS	VSUPPLY		MIN	TYP	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	S8 Package	±15V ±5V	•			500 500	μV μV
		LT1469A, DF Package	±15V ±5V	•			300 350	μV μV
		LT1469, DF Package	±15V ±5V	•			600 600	μV μV
$\Delta V_{OS}/\Delta T$	Input Offset Voltage Drift	(Note 8)	±15V ±5V	•		1 1	6 5	μV/°C μV/°C
I <sub>OS</sub>	Input Offset Current		±5V to ±15V	•			±120	nA
$\Delta I_{0S}/\Delta T$	Input Offset Current Drift	(Note 8)	±5V to ±15V	•		120		pA/°C
I <sub>B</sub> -	Inverting Input Bias Current		±5V to ±15V	•			±40	nA
$\Delta I_B - /\Delta T$	Inverting Input Bias Current Drift	(Note 8)	±5V to ±15V	•		80		pA/°C
I <sub>B</sub> +	Noninverting Input Bias Current		±5V to ±15V	•			±80	nA
V <sub>CM</sub>	Input Voltage Range (Positive)	Guaranteed by CMRR	±15V ±5V	•	12.5 2.5			V V
	Input Voltage Range (Negative)	Guaranteed by CMRR	±15V ±5V	•			-12.5 -2.5	V V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12.5V$ $V_{CM} = \pm 2.5V$	±15V ±5V	•	92 92		±4.5	dB dB
	Minimum Supply Voltage	Guaranteed by PSRR		•				V
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.5 V \text{ to } \pm 15 V$		•	93			dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$V_{OUT} = \pm 12,5V, R_L = 10k$ $V_{OUT} = \pm 12.5V, R_L = 2k$ $V_{OUT} = \pm 2.5V, R_L = 10k$ $V_{OUT} = \pm 2.5V, R_L = 2k$	±15V ±15V ±5V ±5V	•	75 75 75 75			V/mV V/mV V/mV V/mV
V <sub>OUT</sub>	Maximum Output Swing	$R_L = 10k$ , 1mV Overdrive $R_L = 2k$ , 1mV Overdrive $R_L = 10k$ , 1mV Overdrive $R_L = 2k$ , 1mV Overdrive	±15V ±15V ±5V ±5V	•	±12.8 ±12.6 ±2.8 ±2.6			V V V
I <sub>OUT</sub>	Maximum Output Current	$V_{OUT}$ = ±12.5V, 1mV Overdrive $V_{OUT}$ = ±2.5V, 1mV Overdrive	±15V ±5V	•	±7 ±7			mA mA
I <sub>SC</sub>	Output Short-Circuit Current	V <sub>OUT</sub> = 0V, 0.2V Overdrive (Note 3)	±15V	•	±12			mA
SR	Slew Rate	R <sub>L</sub> = 2k (Note 6)	±15V ±5V	•	15 11			V/µs V/µs
GBW	Gain Bandwidth Product	f = 100kHz, R <sub>L</sub> = 2k	±15V ±5V	•	110 100	200 190		MHz MHz
	Channel Separation	$V_{OUT} = \pm 12.5V, R_L = 2k$ $V_{OUT} = \pm 2.5V, R_L = 2k$	±15V ±5V	•	96 96			dB dB
Is	Supply Current	Per Amplifier	±15V ±5V	•			7 6.8	mA mA
ΔV <sub>OS</sub>	Input Offset Voltage Match		±15V ±5V	•			800 800	μV μV
$\Delta I_B -$	Inverting Input Bias Current Match		±5V to ±15V	•			78	nA
$\Delta l_B +$	Noninverting Input Bias Current Match		±5V to ±15V	•			158	nA
ΔCMRR	Common Mode Rejection Match	V <sub>CM</sub> = ±12.5V (Note 9) V <sub>CM</sub> = ±2.5V (Note 9)	±15V ±5V	•	89 89			dB dB
ΔPSRR	Power Supply Rejection Match	$V_S = \pm 4.5 V \text{ to } \pm 15 V \text{ (Note 9)}$		•	90			dB 14692f



## **ELECTRICAL CHARACTERISTICS**

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The inputs are protected by back-to-back diodes and two  $100\Omega$  series resistors. If the differential input voltage exceeds 0.7V, the input current should be limited to less than 10mA. Input voltages outside the supplies will be clamped by ESD protection devices and input currents should also be limited to less than 10mA.

**Note 3:** A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.

**Note 4:** The LT1469C-2 and LT1469I-2 are guaranteed functional over the operating temperature range of –40°C to 85°C.

**Note 5:** The LT1469C-2 is guaranteed to meet specified performance from 0°C to 70°C and is designed, characterized and expected to meet specified performance from -40°C to 85°C but is not tested or QA sampled at these temperatures. The LT1469I-2 is guaranteed to meet specified performance from -40°C to 85°C.

**Note 6:** Slew rate is measured between  $\pm 8V$  on the output with  $\pm 12V$  swing for  $\pm 15V$  supplies and  $\pm 2V$  on the output with  $\pm 3V$  swing for  $\pm 5V$  supplies. Tested in  $A_V = -10$ 


**Note 7:** Full-power bandwidth is calculated from the slew rate. FPBW =  $SR/2\pi V_P$ .

Note 8: This parameter is not 100% tested.


**Note 9:**  $\Delta$ CMRR and  $\Delta$ PSRR are defined as follows: 1) CMRR and PSRR are measured in  $\mu$ V/V on each amplifier; 2) the difference between the two sides is calculated in  $\mu$ V/V; 3) the result is converted to dB.

# TYPICAL PERFORMANCE CHARACTERISTICS


# Distribution of Input Offset Voltage




#### Distribution of Inverting Input Bias Current




Supply Current vs Supply Voltage and Temperature




#### **Input Noise Spectral Density**



#### 0.1Hz to 10Hz Voltage Noise




# Total Noise vs Unmatched Source Resistance







# TYPICAL PERFORMANCE CHARACTERISTICS


#### **Input Bias Current** vs Temperature 30 V<sub>S</sub> = ±15V 20 NPUT BIAS CURRENT (nA) 10 $I_B$ 0 -10 I<sub>B</sub>+ -20 -30 -40 -25 25 50 75 100 125 \_50 0 TEMPERATURE (°C) 14692 G07













14692 G11







Open-Loop Gain vs Resistive Load

















# TYPICAL PERFORMANCE CHARACTERISTICS








**Undistorted Output Swing** vs Frequency,  $V_S = \pm 15V$ 30







100

FREQUENCY (kHz)

**Undistorted Output Swing** 




Settling Time vs Output Step,






10



1000 2000

14692 G20



14692f

14692 G24



## APPLICATIONS INFORMATION

#### Gain of 2 Stable

The LT1469-2 is a decompensated version of the LT1469. The DC precision performance is identical, but the internal compensation capacitors have been reduced to a point where the op amp needs a gain of 2 or greater in order to be stable.

In general, for applications where the gain around the op amp is  $\geq 2$ , the decompensated version should be used, because it will give the best AC performance. In applications where the gain is <2, the unity-gain stable version should be used.

The appropriate way to define the 'gain' is as the inverse of the feedback ratio from output to differential input, including all relevant parasitics. Moreover, as with all feedback loops, the stability of the loop depends on the value of that feedback ratio at frequencies where the total loop-gain would cross unity. Therefore, it is possible to have circuits in which the gain at DC is lower than the gain at high frequency, and these circuits can be stable even with a non unity-gain stable op amp. An example is many current-output DAC buffer applications.

#### **Layout and Passive Components**

The LT1469 requires attention to detail in board layout in order to maximize DC and AC performance. For best AC results (for example, fast settling time) use a ground plane, short lead lengths and RF quality bypass capacitors (0.01  $\mu$ F to 0.1  $\mu$ F) in parallel with low ESR bypass capacitors (1  $\mu$ F to 10  $\mu$ F tantalum). For best DC performance, use "star" grounding techniques, equalize input trace lengths and minimize leakage (e.g., 1.5 G $\Omega$  of leakage between an




Figure 1. Nulling Input Capacitance

input and a 15V supply will generate 10nA—equal to the maximum  $I_B$ — specification).

Board leakage can be minimized by encircling the input circuitry with a guard ring operated at a potential close to that of the inputs: for inverting configurations tie the ring to ground, in noninverting connections tie the ring to the inverting input (note the input capacitance will increase which may require a compensating capacitor as discussed below).

Microvolt level error voltages can also be generated in the external circuitry. Thermocouple effects caused by temperature gradients across dissimilar metals at the contacts to the inputs can exceed the inherent drift of the amplifier. Air currents over device leads should be minimized, package leads should be short and the two input leads should be as close together as possible and maintained at the same temperature.

The parallel combination of the feedback resistor and gain setting resistor on the inverting input can combine with the input capacitance to form a pole which can cause peaking or even oscillations. A feedback capacitor of value  $C_F = R_G \bullet C_{IN}/R_F$  may be used to cancel the input pole and optimize dynamic performance. For applications where the DC noise gain is one, and a large feedback resistor is used,  $C_F$  should be less than or equal to one half of  $C_{IN}$ . An example would be a DAC I-to-V converter as shown on the front page of the data sheet where the DAC can have many tens of picofarads of output capacitance.




Figure 2. Input Stage Protection





## APPLICATIONS INFORMATION

### **Input Considerations**

Each input of the LT1469 is protected with a  $100\Omega$  series resistor and back-to-back diodes across the bases of the input devices. If large differential input voltages are anticipated, limit the input current to less than 10mA with an external series resistor. Each input also has two ESD clamp diodes—one to each supply. If an input is driven beyond the supply, limit the current with an external resistor to less than 10mA.

The LT1469 employs bias current cancellation at the inputs. The inverting input current is trimmed at zero common mode voltage to minimize errors in inverting applications such as I-to-V converters. The noninverting input current is not trimmed and has a wider variation and therefore a larger maximum value. As the input offset current can be greater than either input current, the use of balanced source resistance is NOT recommended as it actually degrades DC accuracy and also increases noise.


The input bias currents vary with common mode voltage. The cancellation circuitry was not designed to track this common mode voltage because the settling time would have been adversely affected.

The LT1469 inputs can be driven to the negative supply and to within 0.5V of the positive supply without phase reversal. As the input moves closer than 0.5V to the positive supply, the output reverses phase.

#### **Total Input Noise**

The total input noise of the LT1469 is optimized for a source resistance between 1k and 20k. Within this range, the total input noise is dominated by the noise of the source resistance itself. When the source resistance is below 1k, voltage noise of the amplifier dominates. When the source resistance is above 20k, the input noise current is the dominant contributor.

# SIMPLIFIED SCHEMATIC






# PACKAGE DESCRIPTION


#### S8 Package 8-Lead Plastic Small Outline (Narrow 0.150)

(Reference LTC DWG # 05-08-1610)



### DF Package 12-Lead Plastic DFN (4mm × 4mm)

(Reference LTC DWG # 05-08-1773 Rev Ø)



- NOIL:

  1. DRAWING IS PROPOSED TO BE MADE A JEDEC PACKAGE OUTLINE MO-220 VARIATION (WGGD-X)—TO BE APPROVED

  2. DRAWING NOT TO SCALE

- ALL DIMENSIONS ARE IN MILLIMETERS
   DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
- MOLD FLASH, MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE



# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS				
LT1167	Precision Instrumentation Amplifier	Single Resistor Gain Set, 0.04% Max Gain Error, 10ppm Max Gain Nonline				
LT1468	Single 90MHz, 22V/µs, 16-Bit Accurate Op Amp	75µV Max V <sub>OS</sub> , Single Version of LT1469				
LTC1595/LTC1596	16-Bit Serial Multiplying I <sub>OUT</sub> DAC	±1LSB Max INL/DNL, Low Glitch, DAC8043 16-Bit Upgrade				
LTC1597	16-Bit Parallel Multiplying I <sub>OUT</sub> DAC	±1LSB Max INL/DNL, Low Glitch, On-Chip Bipolar Resistors				
LTC1604	16-Bit, 333ksps Sampling ADC	±2.5V Input, SINAD = 90dB, THD = -100dB				
LTC1605	Single 5V, 16-Bit, 100ksps Sampling ADC	Low Power, ±10V Inputs, Parallel/Byte Interface				