# **E**hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



### LT3752/LT3752-1

ECHNOLOGY Active Clamp Synchronous Forward Controllers with Internal Housekeeping Controller

- Input Voltage Range: LT3752: 6.5V to 100V,  **LT3752-1:Limited Only by External Components**
- Internal Housekeeping DC/DC Controller
- Programmable Volt-Second Clamp
- $\blacksquare$  **High Efficiency Control: Active Clamp, Synchronous Rectification, Programmable Delays**
- Short-Circuit (Hiccup Mode) Overcurrent Protection
- Programmable Soft-Start/Stop
- **Programmable OVLO and UVLO with Hysteresis**
- Programmable Frequency (100kHz to 500kHz)
- Synchronizable to an External Clock

#### **APPLICATIONS**

- Offline and HV Car Battery Isolated Power Supplies
- 48V Telecommunication Isolated Power Supplies
- Industrial, Automotive and Military Systems<br>  $\overline{A}$ , LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear

### FEATURES DESCRIPTION

The LT®3752/LT3752-1 are current mode PWM controllers optimized for an active clamp forward converter topology. A DC/DC housekeeping controller is included for improved efficiency and performance. The LT3752 allows operation up to 100V input and the LT3752-1 is optimized for applications with input voltages greater than 100V.

A programmable volt-second clamp allows primary switch duty cycles above 50% for high switch, transformer and rectifier utilization. Active clamp control reduces switch voltage stress and increases efficiency. A synchronous output is available for controlling secondary side synchronous rectification.

The LT3752/LT3752-1 are available in a 38-lead plastic TSSOP package with missing pins for high voltage spacings.

Technology Corporation. All other trademarks are the property of their respective owners.

### TYPICAL APPLICATION





### LT3752/LT3752-1

### TABLE OF CONTENTS







### ABSOLUTE MAXIMUM RATINGS PIN CONFIGURATION

**(Note 1)**





### ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on nonstandard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



## **ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating

**temperature range, otherwise specifications are at TA = 25°C. VIN = 12V, UVLO\_VSEC = 2.5V.**







### **ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating

**temperature range, otherwise specifications are at TA = 25°C. VIN = 12V, UVLO\_VSEC = 2.5V.**





## ELECTRICAL CHARACTERISTICS **The** l **denotes the specifications which apply over the full operating**



SS1 Pin (Soft-Start: Frequency and D<sub>VSEC</sub>) (Soft-Stop: COMP Pin, Frequency and D<sub>VSEC</sub>) SS1 Reset Threshold (V<sub>SS1(RTH)</sub>) and the set of the set SS1 Active Threshold (V<sub>SS1(ACT)</sub>  $\vert$  (Allow Switching) 1.25 1.25 V SS1 Charge Current (Soft-Start) SS1 = 1.5V (Note 10) 7 11.5 16 µA SS1 Discharge Current (Soft-Stop) SS1 = 1V, UVLO\_V<sub>SEC</sub> = V<sub>SYS\_UV</sub> – 50mV 6.4 10.5 14.6 | µA SS1 Discharge Current (Hard Stop) OC > OC Threshold  $INTV_{CC}$  <  $INTV_{CC}$  UVLO(-)  $OVLO > OVLO(+)$  $SS1 = 1V$ 0.9 0.9 0.9 **SS2 Pin (Soft-Start: Comp Pin)**

RTBLNK = 73.2k (Note 16)







**TECHNOLOGY** 

mA mA mA

ns  $\frac{ns}{-}$ 

ns ns

ns ns

ns ns

ns ns

> $\frac{0}{0}$  $\frac{0}{0}$  $\frac{\%}{\frac{1}{2}}$

ns ns

454

### **ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating

**temperature range, otherwise specifications are at TA = 25°C. VIN = 12V, UVLO\_VSEC = 2.5V.**





### ELECTRICAL CHARACTERISTICS

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LT3752EFE/LT3752EFE-1 are guaranteed to meet performance specifications from 0°C to 125°C junction temperature. Specifications over the –40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LT3752IFE/LT3752IFE-1 are guaranteed to meet performance specifications from –40°C to 125°C junction temperature. The LT3752HFE/ LT3752HFE-1 are guaranteed to meet performance specifications from –40°C to 150°C junction temperature. The LT3752MPFE/LT3752MPFE-1 are tested and guaranteed to meet performance specifications from –55°C to 150°C junction temperature.

**Note 3:** For maximum operating ambient temperature, see the Thermal Calculations section in the Applications Information section.

**Note 4:** SYNC minimum and maximum thresholds are guaranteed by SYNC frequency range test using a clock input with guard banded SYNC levels of 0.7V low level and 1.7V high level.

**Note 5:** Rise and fall times are measured between 10% and 90% of gate driver supply voltage.

**Note 6:** Guaranteed by correlation to static test.

**Note 7:**  $V_{IN}$  start-up current is measured at  $V_{IN} = V_{IN(ON)} - 0.25V$  and then scaled by 1.18 $\times$  to correlate to worst-case  $V_{\text{IN}}$  current required for part start-up at  $V_{IN} = V_{IN(ON)}$ .

**Note 8:** Guaranteed by design.

**Note 9:** ON times are measured between rising and falling edges at 50% of gate driver supply voltage.

**Note 10:** Current flows out of pin.

**Note 11:** Guaranteed by correlation to  $R_{TAS}$  = 73.2k test.

**Note 12:** t<sub>OA</sub> timing guaranteed by design based on correlation to measured  $t_{AO}$  timing.

**Note 13:** Guaranteed by correlation to  $R_{TAO} = 44.2k$  test.

**Note 14:** Guaranteed by correlation to  $R_{TOS} = 14.7k$  test.

**Note 15:** A 2µs one-shot of 20µA from the UVLO\_V<sub>SEC</sub> pin allows communication between ICs to begin shutdown (useful when stacking supplies for more power ( = inputs in parallel/outputs in series)). The current is tested in a static test mode. The 2µs one-shot is guaranteed by design.

**Note 16:** Guaranteed by correlation to  $R_{TBLNK} = 14.7k$  test.







**vs Junction Temperature**

















**TLINEAR** 













### PIN FUNCTIONS

**HFB (Pin 1):** Housekeeping Supply Error Amplifier Inverting Input.

**HCOMP (Pin 2):** Housekeeping Supply Error Amplifier Output and Compensation Pin.

**RT (Pin 3):** A resistor to ground programs switching frequency.

**FB (Pin 4):** Error Amplifier Inverting Input.

**COMP (Pin 5):** Error Amplifier Output. Allows various compensation networks for nonisolated applications.

**SYNC (Pin 6):** Allows synchronization of internal oscillator to an external clock.  $f_{\text{SYNC}}$  equal to  $f_{\text{OSC}}$  allowed.

**SS1 (Pin 7):** Capacitor controls soft-start/stop of switching frequency and volt-second clamp. During soft-stop it also controls the COMP pin.

**IVSEC (Pin 8):** Resistor Programs OUT Pin Maximum Duty Cycle Clamp ( $D_{VSEC}$ ). This clamp moves inversely proportional to system input voltage to provide a voltsecond clamp.

**UVLO\_VSEC (Pin 9):** A resistor divider from system input allows switch maximum duty cycle to vary inversely proportional with system input. This volt-second clamp prevents transformer saturation for duty cycles above 50%. Resistor divider ratio programs undervoltage lockout (UVLO) threshold. A 5µA pin current hysteresis allows programming of UVLO hysteresis. Pin below 0.4V reduces  $V_{IN}$  currents to microamps.

**OVLO (Pin 10):** A resistor divider from system input programs overvoltage lockout (OVLO) threshold. Fixed hysteresis included.

**TAO (Pin 11):** A resistor programs nonoverlap timing between AOUT rise and OUT rise control signals.

 $T_{AS}$  (Pin 12): Resistors at  $T_{AO}$  and  $T_{AS}$  define delay between SOUT fall and OUT rise (=  $t_{AD} - t_{AS}$ ).

**TOS (Pin 13):** Resistor programs delay between OUT fall and SOUT rise.

**T<sub>BLNK</sub>** (Pin 14): Resistor programs extended blanking of **ISENSEP and OC signals during MOSFET turn-on.** 

**NC (Pins 15, 16, 37):** No Connect Pins. These pins are not connected inside the IC. These pins should be left open.

**SS2 (Pin 17):** Capacitor controls soft-start of COMP pin. Alternatively can connect to OPTO to communicate start of switching to secondary side. If unused, leave the pin open.

**GND (Pin 18):** Analog Signal Ground. Electrical connection exists inside the IC to the exposed pad (Pin 39).



### PIN FUNCTIONS

**PGND (Pins 19, 38, 39):** The Power Grounds for the IC. The package has an exposed pad (Pin 39) underneath the IC which is the best path for heat out of the package. Pin 39 should be soldered to a continuous copper ground plane under the device to reduce die temperature and increase the power capability of the LT3752/LT3752-1.

**ISENSEN (Pin 20):** Negative input for the current sense comparator. Kelvin connect to the sense resistor in the source of the power MOSFET.

**ISENSEP** (Pin 21): Positive input for the current sense comparator. Kelvin connect to the sense resistor in the source of the power MOSFET. A resistor in series with ISENSEP programs slope compensation.

**OC (Pin 22):** An accurate 96mV threshold, independent of duty cycle, for detection of primary side MOSFET overcurrent and trigger of hiccup mode. Connect directly to sense resistor in the source of the primary side MOSFET.

**Missing Pins 23, 25, 27, 29, 31, 33, 35:** Pins removed for high voltage spacings and improved reliability.

**OUT (Pin 24):** Drives the gate of an N-channel MOSFET between OV and INTV<sub>CC</sub>. Active pull-off exists in shutdown. **INTV<sub>CC</sub>** (Pin 26): A linear regulator supply generated from V<sub>IN</sub>. LT3752 supplies 7V for AOUT, SOUT, OUT and HOUT gate drivers. LT3752-1 supplies 10V for AOUT,SOUT, and OUT gate drivers (HOUT supplied from  $V_{IN}$ ). INTV<sub>CC</sub> must be bypassed with a 4.7µF capacitor to power ground. Can be externally driven by the housekeeping supply to remove power from within the IC.

**VIN (Pin 28):** Input Supply Pin. Bypass with 1µF to ground.

**SOUT (Pin 30):** Sync signal for secondary side synchronous rectifier controller.

**AOUT (Pin 32):** Control signal for external active clamp switch. (P-channel LT3752, N-channel LT3752-1).

**HOUT (Pin 34):** Drives the gate of an N-channel MOSFET used for the housekeeping supply. Active pull-off exists in shutdown.

**HISENSE (Pin 36):** Current sense input for the house keeping supply. Connect to sense resistor in the source of the power MOSFET. A resistor in series with  $H|_{SFRSE}$  programs slope compensation.

#### BLOCK DIAGRAM







### TIMING DIAGRAMS



 $t_{A0}$  PROGRAMMED BY R<sub>TAO</sub>,  $t_{AS}$  PROGRAMMED BY R<sub>TAS</sub>  $t_{OS}$  PROGRAMMED BY R<sub>TOS</sub>,  $t_{OA} = 0.9 \cdot t_{AO}$ ,  $t_{SO} = t_{AO} - t_{AS}$ 

**Figure 1. LT3752 Timing Diagram (LT3752-1 Inverts AOUT Phase for N-Channel Control)** 



**Figure 2. Timing Reference Circuit**





#### **Figure 3. LT3752 Start-Up and Shutdown Timing Diagram**



### LT3752/LT3752-1

#### TIMING DIAGRAMS







### **OPERATION**

#### **Introduction**

The LT3752/LT3752-1 are primary side, current mode, PWM controllers optimized for use in a synchronous forward converter with active clamp reset. Combined with an integrated housekeeping controller, each IC provides a compact, versatile, and highly efficient solution. The LT3752 allows  $V_{IN}$  pin operation between 6.5V and 100V. For applications with system input voltages greater than 100V, the LT3752-1 allows RC start-up from input voltage levels limited only by external components. The LT3752 and LT3752-1 based forward converters are targeted for power levels up to 400W and are not intended for battery charger applications. For higher power levels the converter outputs can be stacked in series. Connecting UVLO\_V $_{SFC}$ pins, OVLO pins, SS1 pins and SS2 pins together allows blocks to react simultaneously to all fault modes and conditions.

Each IC contains an accurate programmable volt-second clamp. When set above the natural duty cycle of the converter, it provides a duty cycle guardrail to limit primary switch reset voltage and prevent transformer saturation during load transients. The accuracy and excellent line regulation of the volt-second clamp provides  $V_{OUT}$  regulation for open-loop conditions such as no opto-coupler, reference or error amplifier on the secondary side.

For applications not requiring isolation but requiring high step-down ratios, each IC contains a voltage error amplifier to allow a very simple nonisolated, fully regulated synchronous forward converter.

The integrated housekeeping controller reduces the complexity and size of the main power transformer by avoiding the need for extra windings to create bias supplies. Secondary side ICs no longer require start-up circuitry and can operate even when output voltage is 0V.

A range of protection features include programmable overcurrent (OC) hiccup mode, programmable system input undervoltage lockout (UVLO), programmable system input overvoltage lockout (OVLO) and built-in thermal shutdown. Programmable slope compensation and switching frequency allow the use of a wide range of output inductor values and transformer sizes.

#### **LT3752 Part Start-Up**

LT3752 start-up is best described by referring to the Block Diagram and to the start-up waveforms in Figure 3. For part start-up, system input voltage must be high enough to drive the UVLO\_V<sub>SEC</sub> pin above 1.25V and the V<sub>IN</sub> pin must be greater than 6.5V. An internal linear regulator is activated and provides a  $7V$  INTV<sub>CC</sub> supply for all gate drivers. The housekeeping controller starts up before the forward controller. An internal soft-start (HSS) ramps the housekeeping HCOMP pin to allow switching at the gate driver output HOUT to drive an external N-channel MOSFET. The housekeeping controller output voltage  $V_{HK}$  is regulated when the HFB pin reaches 1.0V.  $V_{HK}$  can be used to override  $INTV_{CG}$  to reduce power in the part, increase efficiency and to optimize the  $INTV_{CC}$  level. During start-up the housekeeping controller switches at the programmed switching frequency ( $f_{\text{OSC}}$ ) folded back by 1/4.6. The SS1 pin of the forward controller is allowed to start charging when  $V_{HK}$  reaches 96% of its target value (PGOOD). When SS1 reaches 1.25V, the SS2 pin begins to charge, controlling COMP pin rise and the soft-start of output inductor peak current. The SS1 pin independently soft starts switching frequency and a volt-second clamp. As SS1 charges towards 2.6V the switching frequencies of both controllers remain equal, synchronized and soft started towards full-scale  $f_{\text{OSC}}$ .

If secondary side control already exists for soft starting the converter output voltage then the SS2 pin can still be used to control initial inductor peak current rise. Simply programming the primary side SS2 soft-start faster than the secondary side allows the secondary side to take over. If SS2 is not needed for soft-start control, its pull-down strength and voltage rating also allow it to drive the input of an opto-coupler connected to  $INTV_{CC}$ . This allows the option of communicating to the secondary side that switching has begun.

#### **LT3752-1 Part Start-Up**

The LT3752-1 start-up of housekeeping supply and forward converter are similar to the LT3752 except for a small change in architecture and  $V_{IN}$  pin level. LT3752-1 start-up is best described by referring to the Block Diagram and to

3752ft

### **OPERATION**

the start-up waveforms in Figure 4. The LT3752-1 starts up by using a high valued resistor from system input to charge up the input capacitor at the  $V_{IN}$  pin. If system input is already high enough to generate  $UVLO_V<sub>SFC</sub>$ above 1.25V, then the part turns on once  $V_{IN}$  pin charges past  $V_{IN(ON)}$  (9.5V). If system input is not high enough to generate UVLO\_V<sub>SEC</sub> above 1.25V, the V<sub>IN</sub> pin charges towards system input until it reaches an internal 16V, 8mA clamp. The part turns on when system input becomes high enough to generate UVLO\_V<sub>SEC</sub> above 1.25V. As the supply current of the part discharges the  $V_{\text{IN}}$  capacitor a bootstrap supply must be generated to prevent  $V_{IN}$  pin from falling below  $V_{\text{IN(OFF)}}$  (7.6V).

The LT3752-1 uses the housekeeping controller to provide the bootstrap bias to the  $V_{IN}$  pin during RC start-up instead of waiting for the forward converter to also start. This method is more efficient, requires a smaller  $V_{\text{IN}}$  input capacitor and avoids the need for an auxiliary winding in the main transformer. The part's low start-up current at the  $V_{IN}$  pin allows the use of a large start-up resistor to minimize power loss from system input. The  $V_{IN}$  capacitor value required for proper start-up is minimized by providing a large  $V_{IN(ON)}$ - $V_{\text{IN(OFF)}}$  hysteresis, a low  $V_{\text{IN}}$  I<sub>Q</sub> and a fast start-up time for the housekeeping controller. In contrast to the LT3752, the LT3752-1 housekeeping gate driver (HOUT) runs from the  $V_{IN}$  pin instead of INTV<sub>CC</sub>. This avoids having to use current from the  $V_{IN}$  pin to charge the INTV<sub>CC</sub> capacitor during initial start-up. This means the regulated 10V INTV<sub>CC</sub> on the LT3752-1 does not wake up until the housekeeping supply is valid. Start-up from this point is similar to the LT3752. The housekeeping supply and forward converter switch together with a soft-started frequency and volt-second clamp. The forward converter peak inductor current is also soft started similar to the LT3752.



#### **Programming System Input Undervoltage Lockout (UVLO) Threshold and Hysteresis**

The LT3752/LT3752-1 have an accurate 1.25V shutdown threshold at the UVLO\_V<sub>SFC</sub> pin. This threshold can be used in conjunction with an external resistor divider to define the falling undervoltage lockout threshold (UVLO(–)) for the converter's system input voltage  $(V<sub>S</sub>)$  (Figure 5). A pin hysteresis current of 5µA allows programming of the UVLO(+) threshold.

 $V_S$  (UVLO(-)) [begin SOFT-STOP then shut down]

$$
=1.25\left[1+\left(\frac{R1}{R2+R3}\right)\right]
$$

 $V_S$  (UVLO(+)) [begin SOFT-START]  $= V_S (UVLO(-)) + (5\mu A \cdot R1)$ 

It is important to note that the part enters soft-stop when the UVLO\_V $_{\text{SFC}}$  pin falls back below 1.25V. During softstop the converter continues to switch as it folds back switching frequency, volt-second clamp and COMP pin voltage. See Soft-Stop in the Applications Information section. When the SS2 pin is finally discharged below its 150mV reset threshold both the housekeeping supply and forward converter are shut down.



**Figure 5. Programming Undervoltage Lockout (UVLO)**

#### **Soft-Stop Shutdown**

Soft-stop shutdown (similar to system undervoltage) can be commanded by an external control signal. A MOSFET with a diode (or diodes) in series with the drain should be used to pull down the UVLO\_V $_{\text{SFC}}$  pin below 1.25V but not below the micropower shutdown threshold of 0.6V(max). Typical  $V_{IN}$  quiescent current after soft-stop is 165 $\mu$ A.

#### **Micropower Shutdown**

If a micropower shutdown is required using an external control signal, an open-drain transistor can be directly connected to the UVLO\_V<sub>SEC</sub> pin. The LT3752/LT3752-1 have a micropower shutdown threshold of typically 0.4V at the UVLO\_V $_{\rm SFC}$  pin. V<sub>IN</sub> quiescent current in micropower shutdown is 20µA.

#### **Programming System Input Overvoltage Lockout (OVLO) Threshold**

The LT3752/LT3752-1 have an accurate 1.25V overvoltage shutdown threshold at the OVLO pin. This threshold can be used in conjunction with an external resistor divider to define the rising overvoltage lockout threshold (OVLO(+)) for the converter's system input voltage  $(V_S)$  (Figure 6). When  $OVLO(+)$  is reached, the part stops switching immediately and a hard stop discharges the SS1 and SS2 pins. The falling threshold OVLO(–) is fixed internally at 1.215V and allows the part to restart in soft-start mode. A single resistor divider can be used from system input supply  $(V_S)$  to define both the undervoltage and overvoltage thresholds for the system. Minimum value for R3 is 1k. If OVLO is unused, place a 10k resistor from OVLO pin to ground.

 $V_S$  OVLO(+) [stop switching; HARD STOP]

$$
= 1.25 \left[ 1 + \left( \frac{R1 + R2}{R3} \right) \right]
$$
  
V<sub>S</sub> OVLO(-) [begin SOFT-START]  
= V<sub>S</sub> OVLO(+) $\bullet$   $\frac{1.215}{1.25}$ 





**Figure 6. Programming Overvoltage Lockout (OVLO)**

#### **LT3752-1 Micropower Start-Up from High System Input Voltages**

The LT3752-1 starts up from system input voltage levels limited only by external components (Figure 7). The low start-up current of the LT3752-1 allows a large start-up resistor (R<sub>START</sub>) to be connected from system input voltage  $(V_S)$  to the  $V_{IN}$  pin.

When system input voltage is applied, the start-up capacitor ( $C<sub>STAT</sub>$ ) begins charging at the V<sub>IN</sub> pin. Once the V<sub>IN</sub> pin exceeds  $9.5V$  (and UVLO\_V<sub>SEC</sub> > 1.25V) the housekeeping controller will start to switch and  $V_{\text{IN}}$  supply current will begin to discharge  $C_{\text{START}}$ . The  $C_{\text{START}}$  capacitor value should be chosen high enough to prevent the  $V_{IN}$  pin from falling below 7.6V before the housekeeping supply can provide a bootstrap bias to the  $V_{\text{IN}}$  pin. The LT3752-1 start-up architecture minimizes the value of  $C<sub>STAT</sub>$  by activating only the house keeping controller for providing drive back to the  $V_{IN}$  pin. The forward controller only operates once the housekeeping supply is established. (If a bootstrap diode is used from the housekeeping supply back to  $INTV_{CC}$ , this only uses current from system input and not from the  $V_{IN}$  pin).



**Figure 7. Micropower Start-Up from High System Input**

The start-up capacitor can be calculated as:

$$
C_{\text{STAT(MIN)}} = (I_{\text{HKEEP}} + I_{\text{DRIVE}})_{(\text{MAX})}, \bullet \frac{t_{\text{HSS(MAX)}}}{V_{\text{DROOP(MIN)}}}
$$

where:

 $I_{HKFFP}$  = Housekeeping  $I_{\Omega}$  (not switching)  $I_{DRIVE} = (f_{OSC}/2.13) \cdot Q_G$  $f_{\text{OSC}}$  = full-scale controller switching frequency  $Q_G$  = gate charge (V<sub>GS</sub> = V<sub>IN</sub>)(HOUT MOSFET)  $t_{HSS}$  = housekeeping output voltage soft-start time  $V_{DROOP} = 16V(clamp) - V_{IN(OFF)}$  or  $V_{IN(ONOFFHYST)}$ The start-up resistor can be calculated as:

$$
R_{START(MAX)} = \frac{V_{S(MAX)} - V_{IN(ON)(MAX)}}{I_{START(MAX)} \cdot k}
$$

where:

 $V_{S(MAX)}$  = Maximum system input voltage  $V_{IN(ON)(MAX)} =$  Maximum  $V_{IN}$  pin turn on threshold  $I_{START(MAX)} =$  Maximum  $V_{IN} I_Q$  for part start-up  $k > 1.0$  reduces  $R_{START}$  and  $V_{IN}$  charge-up time



Worst-case values should be used to calculate the  $C<sub>STAT</sub>$ and  $R_{\text{STAT}}$  required to guarantee start-up and to turn on in the time required.

#### Example: (LT3752-1)

For  $V_{\text{S(MIN)}} = 75$ V,  $V_{\text{IN(ON)(MAX)}} = 10.4$ V  $I_{START(MAX)} = 265\mu$ A,  $I_{HKEEP(MAX)} = 4.6$ mA  $Q_G = 8nC$  (at  $V_{IN} = 10V$ ),  $f_{OSC} = 150kHz$  $t_{HSS(MAX)} = 4$ ms,  $V_{DROOP(MIN)} = 1.61V$  $C_{\text{STAT(MIN)}} = (4.6 \text{mA} + 71 \text{kHz} \cdot 8 \text{nC}) \cdot \frac{4 \text{ms}}{1.61 \text{kHz}}$ 1.61V  $= 12.8\mu$ F (Choose 14.7 $\mu$ F)  $R_{START (MAX)} = \frac{75V - 10.4V}{265\mu A \cdot k} = 243k \text{ (for } k = 1.0\text{)}$ 

The R<sub>START(MAX)</sub> value should be chosen with higher k values until the charge-up time for  $C_{\text{STAT}}$  is acceptable. In most cases,  $C_{\text{START}}$  will be charged to the 16V clamp on the LT3752-1  $V_{IN}$  pin before system input reaches its UVLO(+) threshold (Figure 4). This will allow an extra 5.6V for  $V_{DROOP}$  in the  $C_{START}$  equation, allowing a smaller  $C<sub>STAT</sub>$  value and hence a faster start-up time.

The trade-off of lower  $R_{\text{START}}$  is greater power dissipation, given by:

 $P_{RSTART} = (V_S - V_{IN})^2 / R_{START}$ for R<sub>START</sub> = 200k, V<sub>S(MAX)</sub> = 150V, V<sub>IN</sub> = 10V (back driven from housekeeping supply)

 $P_{RSTART} = (150 - 10)^2 / 200k = 98mW$ .

#### **Programming Switching Frequency**

The switching frequency for the housekeeping supply and the main forward converter are programmed using a resistor,  $R_T$ , connected from analog ground (Pin 18) to the RT pin. Table 1 shows typical f<sub>OSC</sub> vs  $R_T$  resistor values. The value for  $R_T$  is given by:

$$
R_T = 8.39 \cdot X \cdot (1 + Y)
$$

where,

$$
X = (109/fOSC) - 365
$$
  
Y = (300kHz – f<sub>OSC</sub>)/10<sup>7</sup> (f<sub>OSC</sub> < 300kHz)  
Y = (f<sub>OSC</sub> – 300kHz)/10<sup>7</sup> (f<sub>OSC</sub> > 300kHz)

Example: For  $f_{\text{OSC}} = 200$ kHz,

 $R_T = 8.39 \cdot 4635 \cdot (1 + 0.01) = 39.28k$  (choose 39.2k)

The LT3752/LT3752-1 include frequency foldback at startup (see Figures 3 and 4). In order to make sure that a SYNC input does not override frequency foldback during start-up, the SYNC function is ignored until SS1 pin reaches 2.2V. Both the housekeeping and forward controllers run synchronized to each other and in phase, with or without the SYNC input.

#### **Table 1. R<sub>***T***</sub> vs Switching Frequency (f<sub>0SC</sub>)**



#### **Synchronizing to an External Clock**

The LT3752 / LT3752-1 internal oscillator can be synchronized to an external clock at the SYNC pin. SYNC pin high level should exceed 1.8V for at least 100ns and SYNC pin low level should fall below 0.6V for at least 100ns. The SYNC pin frequency should be set equal to or higher than the typical frequency programmed by the RT pin. An f<sub>SYNC</sub>/f<sub>OSC</sub> ratio of x (1.0 < x < 1.25) will reduce the externally programmed slope compensation by a factor of 1.2x. If required, the external resistor  $R_{\text{ISLP}}$  can be reprogrammed higher by a factor of 1.2x. (see Current Sensing and Programmable Slope Compensation).



The part injection locks the internal oscillator to every rising edge of the SYNC pin. If the SYNC input is removed at any time during normal operation the part will simply change switching frequency back to the oscillator frequency programmed by the  $\mathsf{R}_\mathsf{T}$  resistor. This injection lock method avoids the possible issues from a PLL method which can potentially cause a large drop in frequency if SYNC input is removed.

During soft-start the SYNC input is ignored until SS1 exceeds 2.2V. During soft-stop the SYNC input is completely ignored. If the SYNC input is to be used, recall that the programmable duty cycle clamp  $D_{VSEC}$  is dependent on the switching frequency of the part (see section Programming Duty Cycle Clamp).  $R_{\text{IVSFC}}$  should be reprogrammed by  $1/x$  for an  $f_{\text{SYNC}}/f_{\text{OSC}}$  ratio of x.

#### **INTV<sub>CC</sub>** Regulator Bypassing and Operation

The INTV<sub>CC</sub> pin is the output of an internal linear regulator driven from  $V_{IN}$  and provides the supply for onboard gate drivers. The LT3752 INTV<sub>CC</sub> provides a regulated 7V supply for gate drivers AOUT, SOUT, OUT and HOUT. The LT3752-1 INTV $_{\text{CC}}$  provides a regulated 10V supply for gate drivers AOUT, SOUT and OUT. INTV $_{CC}$  should be bypassed with a 4.7µF low ESR, X7R or X5R ceramic capacitor to power ground to ensure stability and to provide enough charge for the gate drivers.

The INTV $_{\text{CC}}$  regulator has a minimum 35mA output current limit. This current limit should be considered when choosing the switching frequency and capacitance loading on each gate driver. Average current load on the  $INTV_{CC}$ pin for a single gate driver driving an external MOSFET is given as :

 $I_{INTVCC}$  = fosc  $\bullet$  Q<sub>G</sub>

where:

24

 $f_{\text{OSC}}$  = controller switching frequency

 $Q_G$  = gate charge (V<sub>GS</sub> = INTV<sub>CC</sub>)

While the INTV $_{\text{CC}}$  50mA output current limit is sufficient for LT3752/LT3752-1 applications, efficiency and internal power dissipation should also be considered. INTV $_{\text{CC}}$  can

be externally overdriven by the housekeeping supply to improve efficiency, remove power dissipation from within the IC and provide more than 35mA output current capability. Any overdrive level should exceed the regulated  $INTV_{CC}$  level but not exceed 16V.

In the case of a short-circuit fault from  $\text{INTV}_{\text{CC}}$  to ground, each IC reduces the INTV $_{\rm CC}$  output current limit to typically 23mA. The INTV $_{\text{CC}}$  regulator has an undervoltage lockout rising threshold, UVLO(+), which prevents gate driver switching until INTV $_{\text{CC}}$  reaches 4.75V (7V for LT3752-1) and maintains switching until INTV<sub>CC</sub> falls below a UVLO(-) threshold of 4.6V (6.8V for LT3752-1).

For  $V_{IN}$  levels close to or below the INTV<sub>CC</sub> regulated level, the INTV $_{\text{CC}}$  linear regulator may enter dropout. The resulting lower INTV<sub>CC</sub> level will still allow gate driver switching as long as  $INTV_{CC}$  remains above  $INTV_{CC}$  UVLO(-) levels. See the Typical Performance Characteristics section for  $INTV_{CC}$  performance vs  $V_{IN}$  and load current.

#### **HOUSEKEEPING CONTROLLER**

The LT3752/LT3752-1 include an internal constant frequency, current mode, PWM controller for creating a housekeeping supply (see the Block Diagram and Figure 8). Connected as a flyback converter with multiple outputs, the housekeeping supply is able to efficiently provide bias to both primary and secondary ICs. It eliminates the need to generate bias supplies from auxiliary windings in the main forward transformer, reducing the complexity, size and cost of the transformer.







Integrating the housekeeping controller saves cost and space and allows switching frequency to be inherently synchronized to the main forward converter.

The housekeeping supply can be used to overdrive the  $INTV_{CC}$  pin to take power outside of the part, improve efficiency, provide more drive current and optimize the  $INTV_{CC}$  level. It can also be used as a bootstrap bias to the  $V_{IN}$  pin as described in the section LT3752-1 Part Start-Up. The housekeeping supply also allows bias to any secondary side IC before the main forward converter starts switching. This removes the need for external startup circuitry on the secondary side. Alternative methods involve powering secondary side ICs directly from the output voltage of the forward converter. This can cause issues depending on the minimum and maximum allowed input voltages for each IC.

#### **Housekeeping: Operation**

The LT3752/LT3752-1 housekeeping controller operation is best described by referring to the Block Diagram and Figure 8. The housekeeping controller uses a  $\pm 0.7$ A gate driver at HOUT to control an external N-channel MOSFET. When current in the primary winding of the flyback transformer exceeds a level commanded by HCOMP and sensed at the HI<sub>SENSE</sub> pin, the duty cycle of the HOUT is terminated. Stored energy in the transformer is delivered to the output during the off time of HOUT. The housekeeping output voltage is programmed using a resistor divider to the HFB pin. A transconductance amplifier monitors the error signal between HFB pin and a 1.0V reference to control HCOMP level and hence peak switch current. A simple RC network from HCOMP pin to ground provides compensation. Overcurrent protection exists for the external switch when  $98mV$  is sensed at the  $H|_{SFNSF}$  pin. This causes a low power hiccup mode (repeated retry cycles' of shutdown followed by soft-start) until the overcurrent condition is removed.

#### **Housekeeping: Soft-Start/Shutdown**

During start-up of the LT3752/LT3752-1, the housekeeping controller has a built-in soft-start of approximately 2.2ms. The time will vary depending on the HCOMP level needed to achieve regulation. The housekeeping controller is shut down and the internal soft-start capacitor is discharged for any of the following conditions (typical values):



#### **Housekeeping: Programming Output Voltage**

The output voltage,  $V_{HK}$ , of the housekeeping controller is programmed using a resistor divider between  $V_{HK}$  and the HFB pin (Figure 8) using the equation:

$$
V_{HK} = 1V \cdot \left(1 + \frac{R1}{R2}\right)
$$

The HFB pin bias current is typically 85nA.

#### **Housekeeping: Programming Cycle-by-Cycle Peak Inductor Current and Slope Compensation**

The housekeeping controller limits cycle-by-cycle peak current in the external switch and primary winding of the flyback transformer by sensing voltage at a resistor (RHISENSE) connected in the source of the external N-channel MOSFET (Figure 8). This sense voltage is compared to a sense threshold at the HI<sub>SENSE</sub> pin, controlled by HCOMP with an upper limit of 79mV. Since there is only one sense line from the positive terminal of the sense resistor, any parasitic resistance in ground side will increase its effective value and reduce available peak switch current. For operation in continuous mode and above 50% duty cycle, required slope compensation can be programmed by adding a resistor  $R<sub>HISIP</sub>$  in series with the  $H<sub>IFNSF</sub>$  pin. A ramped current always flows out of the  $H|_{\text{SENSF}}$  pin. The current starts from 2µA at 0% duty cycle and ramps to 52µA at 100% duty cycle. Minimize capacitance on this pin.



