Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Synchronous Rectifier Controller with Opto-Coupler Driver for Forward Converters

FEATURES

- **Wide Input Supply Range: 3.7V to 30V**
- **Preactive Mode:**
  - **No Pulse Transformer Required**
  - **DCM Operation at Light Load**
- **SYNC Mode:**
  - **FCM or DCM Operation at Light Load**
  - **Achieves Highest Efficiency**
- **1.5% Feedback Voltage Reference**
- **10mA Opto-Coupler Driver**
- **Output Power Good Indicator**
- Integrated Soft-Start Function

APPLICATIONS

- Offline and HV Car Battery Isolated Power Supplies
- 48V Isolated Power Supplies
- Industrial, Automotive and Military Systems

DESCRIPTION

The LT®8311 is used on the secondary side of a forward converter to provide synchronous MOSFET control and output voltage feedback through an opto-coupler. The LT8311's unique preactive mode allows control of the secondary-side MOSFETs without requiring a traditional pulse transformer for primary- to secondary-side communication. In preactive mode, the output inductor current operates in discontinuous conduction mode (DCM) at light load. If forced continuous mode (FCM) operation is desired at light load, the LT8311 can, alternatively, be used in SYNC mode, where a pulse transformer is required to send synchronous control signals from the primary-side IC to the LT8311.

The LT8311 offers a full featured opto-coupler controller, incorporating a 1.5% reference, a transconductance error amplifier and a 10mA opto-driver. Power good monitoring and output soft-start/overshoot control are also included. The LT8311 is available in a 16-lead FE package with pins removed for high voltage spacing requirements.

TYPICAL APPLICATION

18V to 72V, 12V/8A Active Clamp Isolated Forward Converter



TABLE OF CONTENTS

ABSOLUTE MAXIMUM RATINGS

(Note 1)

CSW, FSW, CSP ..... –0.3V to 150V
SYNC ..... –12V to 12V
V_{IN}, $\overline{PGOOD}$ ..... –0.3V to 30V
$INTV_{CC}$, $\overline{PMODE}$ ..... –0.3V to 18V
FB, SS, COMP ..... –0.3V to 2.5V
TIMER ..... –0.3V to 1.5V
CSN ..... –0.3V to 0.4V
OPTO, TIMER Short-Circuit
Current Duration ..... Infinite (Note 5)
Operating Junction Temperature Range
LT8311E (Notes 2, 3) ..... –40°C to 125°C
LT8311I (Notes 2, 3) ..... –40°C to 125°C
LT8311H (Notes 2, 3) ..... –40°C to 150°C
LT8311MP (Notes 2, 3) ..... –55°C to 150°C
Storage Temperature Range ..... –65°C to 150°C
Lead Temperature (Soldering, 10sec) ..... 300°C

PIN CONFIGURATION



FE PACKAGE
20-LEAD PLASTIC TSSOP

θ_{JA} = 38°C/W, θ_{JC} = 10°C/W
EXPOSED PAD (PIN 21) IS GND, MUST BE SOLDERED TO PCB

ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT8311EFE#PBF	LT8311EFE#TRPBF	LT8311FE	20-Lead Plastic TSSOP	–40°C to 125°C
LT8311IFE#PBF	LT8311IFE#TRPBF	LT8311FE	20-Lead Plastic TSSOP	–40°C to 125°C
LT8311HFE#PBF	LT8311HFE#TRPBF	LT8311FE	20-Lead Plastic TSSOP	–40°C to 150°C
LT8311MPFE#PBF	LT8311MPFE#TRPBF	LT8311FE	20-Lead Plastic TSSOP	–55°C to 150°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C, V_{IN} = 12V, V_{INTVCC} = 8V, $\overline{PMODE}$ = 5V, C_{CG} = C_{FG} = 100pF, unless otherwise noted. (Note 2)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Supply						
V_{IN} Operating Range		●	3.7		30	V
V_{IN} UVLO	V_{IN} Rising Hysteresis	●	 50	3.6 100	3.7 150	V mV
Quiescent Current	Not Switching			4.5	5.5	mA
Error Amplifier						
Feedback Reference Voltage	V_{IN} = 12V	●	1.209	1.227	1.245	V
Feedback Voltage Line Regulation	3.7V ≤ V_{IN} ≤ 30V, % of FB Ref Voltage			0.015	0.1	%
Feedback Voltage Load Regulation	1.3V ≤ COMP ≤ 1.8V, % of FB Ref Voltage			0.05	0.1	%
Feedback Pin Bias Current	Current Out of FB pin			120	200	nA
Error Amplifier Transconductance	1.3V ≤ COMP ≤ 1.8V			370		µmhos
Error Amplifier Voltage Gain	1.3V ≤ COMP ≤ 1.8V			65		dB
Error Amplifier Output Swing High	FB = 1V		1.9	2.3	2.8	V
Error Amplifier Output Swing Low	FB = 1.5V		0.75	1	1.25	V
Power Good						
Power NOT Good (Outside This Window)	% Relative to FB Ref Voltage		±4	±10	±16	%
Power Good (Inside This Window)	% Relative to FB Ref Voltage			±7		%
Power Good Indicator Wait Time	Minimum Time That FB Must Stay within Power Good Window Before $\overline{PGOOD}$ Pin Goes Low			175		µs
Power Good Leakage	$\overline{PGOOD}$ = 30V				±1	µA
Power Good Output Low Voltage	Current into $\overline{PGOOD}$ Pin = 1mA	●		0.2	0.3	V
Soft-Start (SS)						
SS Wake-Up Slew Current	Current Exists Upon Part Wake Up, Shuts Off After SS Wake Up Offset Voltage Is Satisfied (Note 6)			1		mA
SS Wake-Up Offset Voltage	V_{FB} – V_{SS}, Upon Part Wake Up SS Is Slewed Up to an Offset Voltage Below FB by SS Wake-Up Slew Current			16		mV
SS Charge Current	SS = 0V, FB = 0.6V (Note 9)	●	9	10	11	µA
SS Pull-Down Amplifier Offset Voltage	V_{SS} – V_{FB}, Pull-Down Amplifier Prevents SS from Rising Beyond This Offset Voltage Above FB When the FB Pin Voltage Is Below 50% of the FB Reference Voltage			100		mV
SS Pull-Down Amplifier Maximum Sink Current	SS = 1.5V, FB = 0.6V (Note 7)			13		mA
SS High Clamp Voltage			1.8	2		V
Opto Driver						
COMP Buffer Input Offset Voltage	1.3V ≤ COMP (Note 5)			0.9		V
Opto-Driver Reference Voltage	(Note 5)			1		V
Opto-Driver DC Gain	(Note 5)			–7		V/V

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C, V_{IN} = 12V, V_{INTVCC} = 8V, $\overline{PMODE}$ = 5V, C_{CG} = C_{FG} = 100pF, unless otherwise noted. (Note 2)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Inverting DC Gain From COMP Pin to OPTO Pin	($\Delta V_{OPTO}/\Delta V_{COMP}$), 1.290V ≤ COMP ≤ 1.310V			–5		V/V
	($\Delta V_{OPTO}/\Delta V_{COMP}$), 1.490V ≤ COMP ≤ 1.510V			–5.9		V/V
	($\Delta V_{OPTO}/\Delta V_{COMP}$), 1.890V ≤ COMP ≤ 1.910V			–6.2		V/V
Opto-Driver –3dB Bandwidth	No Load (Note 5)			400		kHz
Opto-Driver Output Swing Low	FB = 1V, COMP = SS = OPTO = Open	●		0.5	0.85	V
Opto-Driver Output Swing High	V_{IN} = 3.7V, FB = 1.5V, COMP = SS = Open, I_{OPTO} = 10mA	●	V_{IN} – 1.7	V_{IN} – 1.4		V
	V_{IN} = 30V, FB = 1.5V, COMP = SS = Open, I_{OPTO} = 10mA	●	5.2	6.5		V
Opto-Driver Output Short-Circuit Current	V_{IN} = 30V, FB = 1.5V, COMP = SS = Open, OPTO = 0V (Note 6)	●	10.5	15	18	mA
Opto-Driver Output Sink Current	FB = 1V, OPTO = 1.2V (Note 7)	●	200	300	420	µA
Internal Linear Regulator						
$INTV_{CC}$ Regulation Voltage	No Load	●	6.5	7	7.5	V
$INTV_{CC}$ Load Regulation	($\Delta V_{INTVCC}/\Delta I_{INTVCC}$), 0A ≤ I_{INTVCC} ≤ 20mA			1.8	3	mV/mA
$INTV_{CC}$ UVLO Rising		●		4.6	4.8	V
$INTV_{CC}$ UVLO Falling		●	4.1	4.3		V
$INTV_{CC}$ OVLO Rising		●		16.5	17.5	V
$INTV_{CC}$ OVLO Falling		●	14	15		V
$INTV_{CC}$ Current Limit	$INTV_{CC}$ > $I_{INTVCC\_UVLO\_RISING}$ (= 4.6V)	●	38	48	58	mA
	$INTV_{CC}$ < $I_{INTVCC\_UVLO\_FALLING}$ (= 4.3V)			20		mA
$INTV_{CC}$ Dropout Voltage	V_{IN} = 6V, I_{INTVCC} = 10mA, Not Switching			400		mV
CG and FG Gate Drivers						
Driver Output Rise Time	C_{CG} = C_{FG} = 3.3nF, $INTV_{CC}$ = 8V (Note 4)			25		ns
Driver Output Fall Time	C_{CG} = C_{FG} = 3.3nF, $INTV_{CC}$ = 8V (Note 4)			25		ns
Driver Output High Voltage		●	V_{INTVCC} – 0.2			V
Driver Output Low Voltage		●			0.7	V
$\overline{PMODE}$ Selection						
$\overline{PMODE}$ Trip Voltage	$\overline{PMODE}$ Ramp Up Hysteresis	●	1	1.2 30	1.4	V mV
$\overline{PMODE}$ Input Current	$\overline{PMODE}$ = 18V	●		60	90	µA
Preactive Mode (Tie $\overline{PMODE}$ to 0V)						
Preactive Mode Operating Frequency Range		●	100		300	kHz
CSW High Trip Voltage	CSW Ramp Up	●	1	1.2	1.4	V
CSW High Input Current	CSW = 150V (Note 7)	●		250	500	µA
CSW Low Trip Voltage	CSW Ramp Down	●	–250	–150	–50	mV
FSW Trip Voltage		●	1	1.2	1.4	V
FSW High Input Current	FSW = 150V (Note 7)	●		250	500	µA
CG Falling Edge to CSW Rising Edge Prediction Delay	CSW = 150kHz (Note 10), FSW = 0V, CSP = –500mV	●	5	100	300	ns
CG Falling Edge Delay to FG Rising Edge	CSW = 150kHz (Note 10), FSW = 0V, CSP = –500mV	●	10	50	80	ns

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C, V_{IN} = 12V, V_{INTVCC} = 8V, $\overline{PMODE}$ = 5V, C_{CG} = C_{FG} = 100pF, unless otherwise noted. (Note 2)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
SYNC Mode (Tie $\overline{PMODE}$ to $INTV_{CC}$)						
SYNC High Trip Voltage	SYNC Ramp Up Hysteresis	●	0.9	1.2 –2.4	1.5	V V
SYNC Low Trip Voltage	SYNC Ramp Down Hysteresis	●	–1.5	–1.2 2.4	–0.9	V V
SYNC Minimum Pulse Width	SYNC = 0V to ±2V Pulse SYNC = 0V to ±6V Pulse (Note 5)	●		40 20	100	ns ns
SYNC Input Current	–3.5V < SYNC < 3.5V SYNC = ±10V (Note 6, 7)	 ●		 300	±1 400	µA µA
SYNC Propagation Delay To CG/FG Outputs	SYNC Rising Edge (0V to 2V) to CG Rising Edge (Note 8) SYNC Rising Edge (0V to 6V) to CG Rising Edge (Notes 5, 8) SYNC Falling Edge (0V to 2V) to FG Rising Edge (Note 8) SYNC Falling Edge (0V to 6V) to FG Rising Edge (Notes 5, 8), C_{CG} = C_{FG} = 3.3nF	● ● 		100 75 100 85	150 150 	ns ns ns ns
TIMER Timeout Frequency	R_{TIMER} = 41.2k R_{TIMER} = 71.5k R_{TIMER} = 221k	● ● ●	425 255 80	505 300 100	585 345 120	kHz kHz kHz
TIMER Short-Circuit Current	TIMER = 0V	●		40	60	µA
Current Comparator						
Current Comparator Trip Threshold	CSP Ramp Up, R_{CSP} = R_{CSN} = 0Ω	●	48	62	72	mV
	CSP Ramp Up, R_{CSP} = R_{CSN} = 1.62kΩ (Note 5)			0		mV
Current Comparator Blank Time in Preactive Mode	From Rising CG Edge Until Blanking Ends (Note 5)			250		ns
Current Comparator Blank Time in SYNC Mode	From Rising CG Edge Until Blanking Ends			400		ns
CSP Current at Low CSP Voltage	CSP = 0V (Note 6)	●	30	38	50	µA
CSP Current at High CSP Voltage	CSP = 150V (Note 7)	●		200	500	µA
CSN Current	CSN = 0V (Note 6)	●		0.1	1	µA

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LT8311 is tested under pulsed load conditions such that T_J ~ T_A. The LT8311E is guaranteed to meet specifications from 0°C to 125°C junction temperature. Specifications over the –40°C to 125°C operating junction temperature are assured by design, characterization and correlation with statistical process controls. The LT8311I is guaranteed over the –40°C to 125°C operating junction temperature range. The LT8311H is guaranteed over the –40°C to 150°C operating junction temperature range, and the LT8311MP is guaranteed over the –55°C to 150°C operating junction temperature range. High junction temperatures degrade operating lifetimes; operating lifetime is derated for junction temperatures greater than 125°C.

Note 3: The LT8311 includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed the maximum operating junction temperature when overtemperature is active. Continuous operating above the specified maximum operating junction temperature may impair device reliability.

Note 4: Rise and fall times of are measured between 10% and 90% points of a signal edge.

Note 5: Guaranteed by design and/or correlation to static test.

Note 6: Current flows out of pin.

Note 7: Current flows into pin.

Note 8: Propagation delay is measured between 50% point of the two signal edges of interest.

Note 9: SS charge current refers to current flowing out of SS pin after certain conditions satisfied upon LT8311 wake-up (see the flowchart for Opto-Control Operation at Start-Up in Figure 9).

Note 10: CSW is a square waveform (duty cycle = 50%) with V_{HIGH} = 7V and V_{LOW} = –0.7V.

TYPICAL PERFORMANCE CHARACTERISTICS T_A = 25°C, unless otherwise noted.

Delay from CG Turn-Off to CSW Rising Edge vs CSW Switching Frequency and Junction Temp



Jitter in CG Turn-Off Delay to CSW Rising Edge vs CSW Switching Frequency and Junction Temp



Delay from CG Turn-Off to FG Turn-On



Preactive Scheme Waveforms (Active Clamp Reset, CCM)



Preactive Scheme Waveforms (Active Clamp Reset, Light DCM)



Preactive Scheme Waveforms (Active Clamp Reset, Deep DCM)



Maximum CSW Duty Cycle Derating Curve vs CSW Switching Frequency and Junction Temperature



Feedback Reference Voltage



Feedback Reference Voltage vs V_{IN}



TYPICAL PERFORMANCE CHARACTERISTICS T_A = 25°C, unless otherwise noted.

Feedback Input Bias Current



V_{IN} Quiescent Current, No Switching



Power Good Window



SS Charge Current



SS Pull-Down Amplifier Offset Voltage



Opto-Driver Output Swing Low



Opto-Driver Output Swing High



Opto-Driver Output Swing High vs Line Voltage



TYPICAL PERFORMANCE CHARACTERISTICS T_A = 25°C, unless otherwise noted.

Opto-Driver Short-Circuit Current



Opto-Driver Sink Current



$INTV_{CC}$ Regulation Voltage



$INTV_{CC}$ UVLO



$INTV_{CC}$ OVLO



$INTV_{CC}$ Current Limit and Short-Circuit Current



CG/FG Rise/Fall Time



CG/FG Rise/Fall Time vs $INTV_{CC}$ Voltage



CSW/FSW Maximum Input Current



TYPICAL PERFORMANCE CHARACTERISTICS T_A = 25°C, unless otherwise noted.

CSP Maximum Input Current



SYNC High/Low Trip Voltage



Prop Delay from SYNC Input to CG/FG Outputs



TIMER Frequency



CSP Trip Voltage vs Series CSP Resistor (R_{CSP})



PIN FUNCTIONS

CSW (Pin 1): Catch MOSFET Drain Sense Pin. Connect this pin to the external N-channel catch MOSFET's drain through a 2k resistor (typical) in preactive mode. Minimize parasitic capacitance on the pin. Connect to GND in SYNC mode.

FSW (Pin 3): Forward MOSFET Drain Sense Pin. Connect this pin to the external N-channel forward MOSFET's drain through 2k resistor (typical) in preactive mode. Minimize parasitic capacitance on the pin. Connect to GND in SYNC mode.

FG (Pin 5): Forward MOSFET Gate Driver Pin. This pin drives the gate of the external N-channel forward MOSFET. Minimize trace length between this pin and the forward MOSFET gate.

$INTV_{CC}$ (Pin 6): Internal Linear Regulator's Output Pin. $INTV_{CC}$ powers the gate drivers on the LT8311. The voltage on this pin is internally regulated to 7V. Alternatively, the pin can be overdriven externally. A minimum of 4.7µF (ceramic capacitor) must be placed from this pin to GND.

V_{IN} (Pin 7): Input Supply Pin. This pin must be locally bypassed.

$\overline{PMODE}$ (Pin 8): Preactive Mode Select Pin. Tying $\overline{PMODE}$ to GND enables preactive mode. Tying $\overline{PMODE}$ to $INTV_{CC}$ enables SYNC mode.

OPTO (Pin 9): Opto Driver Output Pin. Tie this pin, through a series resistor, to the input of the opto-coupler. This pin can source up to 10mA, sink 300µA typically, and is short-circuit protected.

COMP (Pin 10): Error Amplifier Output Pin. Tie an external compensation network to this pin when using the LT8311's transconductance error amplifier as part of a voltage feedback loop.

FB (Pin 11): Feedback Pin. This is the inverting input of the LT8311's internal error amplifier. The FB pin voltage tracks the lower of the internal 1.227V reference and the SS pin voltage. 75nA (bias current) typically flows out of the pin. Tie this pin to a resistor divider network from the output to set the desired output voltage.

TIMER (Pin 12): Switching Period Timeout Pin. A resistor from this pin to ground sets an upper limit on the sum of the forward and catch MOSFET on times (including dead time between the two MOSFETs on period), every cycle. If the sum of the on times of the catch and forward MOSFET, per cycle (including the dead time), exceeds the timeout period programmed by the TIMER resistor, then all synchronous conduction will be shut down. Synchronous conduction resumes when the timeout period is reset again. See the Applications Information section for more details on programming the TIMER resistor. Keep the ground return trace of this pin short, and away from paths with switching noise.

$\overline{PGOOD}$ (Pin 13): Output Power Good Pin. The open-drain output will be pulled to ground when the FB pin voltage stays within ±7% of the internal 1.227V reference for a period of 175µs. The internal $\overline{PGOOD}$ comparator has a hysteresis of ±3%. Therefore, when FB exists outside ±10% of the 1.227V reference, the $\overline{PGOOD}$ pin will be pulled high by an external pull-up resistor or current source.

SS (Pin 14): Soft-Start Pin. A capacitor from the SS pin to GND will be charged up by SS's internally trimmed 10µA current source. Since FB tracks the lower of the SS pin voltage and the internal reference of 1.227V, the charge rate of the SS pin can be used to set the slew rate at which the FB pin charges up to its regulation voltage of 1.227V. The SS pin typically charges up to 2V. When using the LT8311 as part of voltage feedback loop, place a ceramic capacitor of at least 1nF on this pin to GND. For details on SS start-up and overshoot control functions, please refer to the Applications Information section.

SYNC (Pin 15): Synchronization Pin. The SYNC pin, used only in SYNC mode, serves as an edge-sensitive input to receive timing information for synchronous switching. It is typically driven with PWM synchronization signals from the primary-side IC through a pulse transformer. A negative voltage slew on the SYNC pin (–1.2V threshold) turns on the forward MOSFET and turns off the catch MOSFET. Equivalently, a positive voltage slew (1.2V threshold) turns on the catch MOSFET and turns off the forward MOSFET. Tie the SYNC pin to GND in preactive mode.

CG (Pin 16): Catch MOSFET Gate Driver Pin. This pin drives the gate of the external N-channel catch MOSFET. Minimize trace length between this pin and the catch MOSFET gate.

CSN, CSP (Pin 18, Pin 20): Current Sense Differential Inputs. CSP and CSN are the positive and negative inputs, respectively, of the LT8311's internal current sense comparator. The pins are typically connected across the catch

PIN FUNCTIONS

MOSFET to perform V_{DS} current sensing. Alternatively, if a more precise current sensing mechanism is desired, the pins may be connected across a sense resistor at the catch MOSFET's source. The current comparator trips at 62mV typical. The CSP pin sources 38µA current, allowing trip voltages less than 62mV to be set by placing a resistor in series with the CSP pin. It is recommended to place an identical resistor in series with the CSN pin to match any voltage offsets created by the input bias current (100nA) of the current comparator. In preactive mode, the CSP and CSN pins must be configured to trip at zero or positive values of source to drain current in the catch MOSFET (current in catch MOSFET cannot be allowed to flow from drain to source in preactive mode).

GND (Exposed Pad Pin 21): Ground. Exposed pad must be soldered directly to local ground plane.

BLOCK DIAGRAM



OPERATION

The LT8311 controls the synchronous MOSFETs and opto-coupler on the secondary side of a forward converter. Synchronous control of low $R_{DS(ON)}$ MOSFETs can typically lead to lower power dissipation in forward converters. The lower power dissipation can improve converter efficiency, resulting in long term cost savings by lowering input power requirements to support a certain level of output power. Improved efficiency can also reduce the size of heat sinks required to dissipate the heat generated in the rectifiers; consequently increasing the operating ambient temperature range which may be useful in many industrial applications.

The LT8311 also offers opto-coupler control for accurate output voltage regulation over line and load. The LT8311's opto-coupler control circuitry comes with a host of start-up and steady-state functions to ensure robust transient response during power-on and output short-circuit recovery.

FUNDAMENTALS OF FORWARD CONVERTER OPERATION IN CCM

The timing diagram of a forward converter operating in continuous conduction mode (CCM) is shown in Figure 2. The timing diagram is broken into six regions of operation. Please refer to Figures 1 and 2 for the following explanation of each region of operation.

Region 1 (Figure 2)

When OUT goes high, M1 turns on. CG should already be at 0V before OUT goes high, to ensure that M_{CG} does not cross conduct with M1. The LT8311's preactive mode, which will be explained later, is an innovative scheme to turn off M_{CG} before M1 turns on. FG must be high during this period to keep the forward MOSFET, M_{FG} on, thereby conducting the output inductor current, I_{LOUT}, (via the transformer's secondary winding) through a low impedance path. During this phase, magnetizing current, I_{LMAG}, builds up in the transformer's magnetic core, and flows from V_{IN} to GND through M1. Output inductor current, I_{LOUT}, ramps up at a rate of $(V_{CSW} - V_{OUT})/L_{OUT}$.

Region 2 (Figure 2)

When OUT goes low, and turns off M1, the transformer becomes high impedance, and stops conducting I_{LOUT}. Since current in the output inductor cannot go to zero instantaneously, it pulls the drain of the catch MOSFET, CSW, towards ground. Ultimately CSW gets clamped at a diode voltage below ground by M_{CG}'s body diode which now sources the output inductor current (similar to a catch diode in a traditional buck converter). CSW collapsing equivalently causes the transformer's secondary winding voltage to become smaller. Through transformer action,



Figure 1. Forward Converter with Active Clamp Reset (in Red) or Resonant Reset (in Blue)

OPERATION



Figure 2. Active Clamp Forward Converter Timing Diagram in CCM. Resonant Reset Waveforms in Blue

OPERATION

the primary winding voltage gets smaller too, effectively moving SWP towards V_{IN}. Since M_{FG} is still on, and M_{CG}'s body diode is on, the secondary winding voltage gets clamped at about a diode voltage. Through transformer action, SWP gets clamped to approximately V_{IN}. I_{LMAG} flows in the secondary windings, as shown in Figure 3, flowing from the drain to source of M_{FG}, to ground. M_{CG}'s body diode sources I_{LOUT} and I_{LMAG}.

Region 3 (Figure 2)

When FG goes low, it allows transformer reset action to begin. I_{LMAG} no longer has a low impedance path through M_{FG} on the secondary side. As a result, it "jumps back" to the primary side, flowing into the primary-side resonant capacitor. In resonant reset, I_{LMAG} flows into C_{RST} as soon as M_{FG} turns off, causing SWP's voltage to rise up quasi-sinusoidally, with a time constant set by L_{MAG} and C_{RST}. In active clamp reset, when M_{FG} turns off, I_{LMAG} intially slews up SWP's voltage quickly. As shown in Figure 2, I_{LMAG} does not flow into the active clamp capacitor as soon as M_{FG} turns off. The voltage across C_{CL} (= V_{CL} = V_{IN}/(1-D)) initially reverse biases M2's body diode. Only when SWP's voltage gets high enough to forward bias M2's body diode, does I_{LMAG} begin to flow into C_{CL}. The voltage where this happens is when SWP = V_{CL} + 0.7V. At this point, SWP's voltage rises up at a rate determined by the time constant of L_{MAG} and the active clamp capacitor, which is typically much larger than the resonant reset capacitor.



Figure 3. With FG On, I_{LMAG} Is Conducted Through M_{FG} to Ground on the Secondary Side When M1 Turns Off



Figure 4. Detail of Region 3 from the Timing Diagram in Figure 2. When M_{FG} Turns Off in Active Clamp Reset, I_{LMAG} Initially Slews Up SWP's Voltage from V_{IN} to V_{CL} + 0.7V, at Which Point M2's Body Diode Turns On and Allows I_{LMAG} to Flow into C_{CL}

OPERATION

The ultimate goal of both reset mechanisms is to raise the SWP node to a voltage higher than V_{IN}, imposing appropriate volt seconds on L_{MAG}, and allowing the magnetizing current to reset. Resetting the magnetic core every cycle prevents magnetic flux buildup within the core, and thereby prevents transformer saturation. FSW tracks the SWP node during transformer reset. CG going high, allows I_{LOUT} to switch over from being conducted by M_{CG}'s body diode to M_{CG} itself.

Region 4 (Figure 2)

1. **Active Clamp Reset Case (red waveform):** AOUT going low causes the gate of M2 to be driven below ground by the decoupling capacitor, C_{AOUT}. This causes M2, the active clamp PMOS, to turn on. M2 must be turned on before I_{LMAG} becomes negative, to allow I_{LMAG} to sustain conduction through the active clamp capacitor and get fully reset. Active clamp reset completes by the end of region 4, and I_{LMAG} is reset to a negative value.
2. **Resonant Reset Case** (blue waveform): Resonant reset ultimately completes when SWP's quasi-sinusoidal waveform returns to V_{IN}, by which point I_{LMAG} is reset to a negative value. FSW is eventually clamped by M_{FG}'s body diode, and conducts I_{LMAG}, through the secondary windings, towards the output inductor (similar to Figure 3, but with I_{LMAG} direction reversed on primary and secondary sides). With a diode voltage imposed across the secondary windings, transformer action causes the primary winding to have a similar voltage (scaled by turns ratio), resulting in SWP's voltage getting clamped to V_{IN}. M_{CG} continues conducting $I_{LOUT} - I_{LMAG}$.

Region 5 (Figure 2)

Active Clamp Reset Case: AOUT goes high, turning off M2. I_{LMAG}, being negative, causes the voltage on SWP (M1's drain) to get pulled towards V_{IN}, resulting in the transformer's primary winding voltage becoming smaller. By transformer action, the secondary winding voltage also becomes smaller. With M_{CG} on (holding CSW at 0V), and the transformer secondary winding voltage becoming smaller, FSW collapses towards 0V.

Region 6 (Figure 2)

Eventually, in similar fashion to the resonant reset case, FSW is clamped to a diode voltage below GND by M_{FG}'s body diode, which now conducts I_{LMAG} through the secondary windings, towards the output inductor. With M_{FG}'s body diode on, and M_{CG} on, the secondary winding voltage gets clamped to about a diode voltage. Through transformer action, SWP gets clamped to approximately V_{IN}. CG goes low, turning off M_{CG} before M1 can turn on. $I_{LOUT} - I_{LMAG}$ is conducted through M_{CG}'s body diode. FG goes high, turning on M_{FG}. Eventually, when M1 turns on, I_{LOUT} will be conducted through the transformer's secondary winding, and will flow from the source to drain of M_{FG}.

OPERATION

LT8311 SYNCHRONOUS CONTROL SCHEMES

The LT8311 offers two modes of synchronous control:

1. **Preactive Mode:** No pulse transformer needed; DCM operation at light load. Enabled by tying the $\overline{PMODE}$ pin to 0V. Use a Schottky diode across M_{CG} (Figure 20).
2. **SYNC Mode:** Pulse Transformer needed; FCM or DCM operation at light load. Enabled by tying the $\overline{PMODE}$ pin to $INTV_{CC}$.

PREACTIVE MODE SYNCHRONOUS CONTROL

M_{CG} Turn-On/Off Timings in Preactive Mode

"Preactive" is short for "predictive" + "reactive". In preactive mode, the LT8311 controls the secondary synchronous MOSFETs without any communication from the primary-side IC. In preactive mode, the catch MOSFET, M_{CG}, is turned on (CG rising edge in Figure 5) when the voltage on its drain, CSW, is detected to be below –150mV, and the forward MOSFET, M_{FG}, is detected to be off. M_{CG} is turned off when the first of two events after M_{CG}'s turn-on occurs:

- **Predictive M_{CG} Turn-Off** (Figure 5): In predictive turn-off, the LT8311 predicts when M1 will turn on in the next cycle, and turns off M_{CG} 100ns prior to this event. Predictive turn-off of M_{CG} prevents cross conduction between M_{CG} and M1. M1's turn-on timings are predicted by phase locking to the rising edge of present and past CSW cycles. Predictive turn-off relies on the periodicity of M1's turn-on edge, an inherent aspect of fixed-frequency operation. Furthermore, the predictive turn-off is designed to be independent of the duty cycle of the system, which allows M_{CG} to be correctly turned off, even during load/line transients. Predictive turn-off will typically be the dominant turn-off mechanism for M_{CG} in CCM.
- **Reactive M_{CG} Turn-Off** (Figure 6): Reactive turn-off forces the forward converter to operate in DCM at light load. In reactive turn-off, the LT8311 turns off M_{CG} when the current in M_{CG} (I_{MCG}) trips the LT8311's internal current comparator. The inputs to this current comparator are the CSP and CSN pins. Typically, the CSP and CSN pins will be configured to trip at almost zero current in M_{CG}, which should correspond to nearly zero current in the output inductor. Reactive turn-off will typically be the dominant turn-off mechanism for M_{CG} in DCM.

The LT8311's seamless transition between predictive and reactive portions of preactive mode allows the catch MOSFET to be turned off at the correct time to avoid cross conduction or avalanching.

M_{FG} Turn-On/Off in Preactive Mode

In preactive mode, M_{FG} is turned on after M_{CG}'s turn-off edge is detected, and the voltage on the drain of the forward MOSFET, FSW, is detected to be below 1.2V. Waiting for FSW to fall below 1.2V ensures that transformer reset is close to completion. M_{FG} is turned off when the voltage on CSW is detected to be below –150mV.

Since preactive mode requires each MOSFET to be turned on only after the other MOSFET's turn-off edge is detected, the system requires a start point where one of the two MOSFETs begins switching. Preactive mode's start point happens by turning on M_{CG} first to commence switching.

Preactive Mode Shutdown and Start-Up

Preactive mode is designed with many features to facilitate smooth start-up of synchronous control and shut down of the scheme when necessary. Prior to starting switching activity, the LT8311 evaluates conditions on the forward converter's secondary side to determine if switching can commence. The evaluation period ends when four specific conditions, are satisfied for a period of three continuous CSW switching cycles (rising edge to rising edge). If any of the conditions are violated, the evaluation period is reset, and switching activity is kept shut off. During this evaluation period, the secondary side current will flow through the body diodes of M_{CG} and M_{FG}. The four conditions are:

1. V_{IN} must be greater than its UVLO voltage
2. $INTV_{CC}$ must be within its UVLO/OVLO limits
3. The TIMER pin should not have timed out. This feature exists to ensure that the LT8311 ceases switching in the event that the primary side stops switching.

OPERATION



Figure 5. During the Predictive Portion of Preactive Mode, the LT8311 Phase Locks into the CSW Rising Edge and Turns Off M_{CG} 75ns Prior to This Edge



Figure 6. During the Reactive Portion of Preactive Mode, the LT8311 Turns Off M_{CG} When the Current in M_{CG}, I_{MCG}, Trips the LT8311's Internal Current Comparator. The Inputs to the Comparator Are CSP and CSN and the Current Sense Trip Voltage Is Programmed by Choosing Appropriate CSP/CSN Series Resistors

OPERATION

4. The CSP and CSN pins must not trip the internal current comparator within a 150ns period of time called "current sample window." This function helps the LT8311 detect very light load conditions, during which time it will keep synchronous conduction shut off, thereby improving system efficiency.

   How the current sample window works:
   The current sample window exists regardless of whether M_{CG} is turned on or not, in any given cycle. When CSW is detected to fall below –150mV, the LT8311 starts a blank time of 200ns. Upon completion of this blank time, the LT8311 starts a 150ns current sample window. If the CSP/CSN pin inputs cause the internal current comparator to trip during this 150ns window, the LT8311 will interpret this as a condition of very light load, at which point it will stop synchronous conduction and start the evaluation period again. Please see "Configuring CSP/CSN Inputs of Current Sense Comparator in Preactive Mode" in the Applications Information section.

When all four conditions are valid for three continuous CSW cycles, the evaluation period ends and the LT8311 gets ready to start switching. Switching commences with the LT8311 turning on M_{CG} for its minimum on-time. **If any of the four conditions listed are violated at any point during switching activity, the LT8311 will shut down all synchronous conduction and restart the evaluation period.**

During preactive mode start-up, the LT8311 internally soft-starts the on-time of M_{CG}, allowing the forward converter to gradually transition from full cycles of nonsynchronous M_{CG} conduction (secondary-side current flowing through body diode of M_{CG}) to full cycles of synchronous M_{CG} conduction.

SYNC MODE SYNCHRONOUS CONTROL

SYNC mode allows the LT8311 to operate in forced continuous mode (FCM) at light loads. In SYNC mode, a pulse transformer (see T2 in Figure 7) is required to allow the LT8311 to receive synchronization control signals from the primary-side IC. These control signals are interpreted digitally (high or low) by the LT8311 to turn on/off the catch and forward MOSFETs.

FCM operation allows the forward converter to avoid operation in discontinuous conduction mode (DCM) at light loads, by letting the inductor current go negative. Hence, even at zero load, the inductor current remains continuous and the converter runs at a fixed frequency.

M_{CG} Turn-On/Off Timings in SYNC Mode

In SYNC mode, M_{CG} turns on when the signal on the SYNC pin is higher than 1.2V. M_{CG} turns off when the signal on the SYNC pin is lower than –1.2V.

M_{FG} Turn-On/Off Timings in SYNC Mode

In SYNC mode, M_{FG} turns on when the signal on the SYNC pin is lower than –1.2V. M_{FG} turns off when the signal on the SYNC pin is higher than 1.2V.

The R_{SYNC} and C_{SYNC} time constant must be appropriately chosen to generate a sufficient pulse width at a particular overdrive voltage (see "Picking Pulse Transformer and High Pass Filter" in the Applications Information section). Typical values for C_{SYNC} and R_{SYNC} are 220pF and 560Ω, respectively.

OPERATION

SYNC Mode Shutdown

In SYNC mode, the LT8311 will shut off both secondary-side MOSFETs, M_{CG} and M_{FG}, if any of the following conditions are true:

1. V_{IN} is less than its UVLO voltage
2. $INTV_{CC}$ outside its UVLO/OVLO limits
3. The TIMER pin has timed out (see the Applications Information section for details on programming the TIMER pin resistor).
4. The CSP and CSN pins have tripped the LT8311's internal current comparator during M_{CG}'s on-time. The current in M_{CG}, I_{MCG}, is sensed after a 400ns blank time has expired. This blank time starts at the turn-on edge of M_{CG}. See the Applications Information section for details on configuring the CSP and CSN pins in SYNC mode.



Figure 7. In SYNC Mode, the Primary Side IC Sends S_{OUT} Signals Through a Pulse Transformer to the LT8311's SYNC Pin. SYNC < 1.2V Turns on M_{FG} and Turns Off M_{CG}. SYNC > 1.2V Turns On M_{CG} and Turns Off M_{FG}

OPERATION

OPTO-COUPLER CONTROL

The LT8311 offers opto-coupler control to allow output voltage feedback from the secondary to the primary side in a forward converter. Used in conjunction with a primary-side IC, the entire system offers fixed frequency peak current mode control that has excellent line/load regulation and quick transient response.

A basic understanding of the LT8311's opto-coupler control scheme can be obtained by referring to Figure 8. The LT8311 senses the output voltage through a resistor divider (R_{FB1} and R_{FB2}) connected to its FB pin. The FB pin voltage is compared to the lower of two inputs:

- An internal voltage reference of 1.227V
- Soft-start (SS) pin

At start-up, the SS pin capacitor, C_{SS}, is charged up by the LT8311's internally trimmed 10µA current source. Since FB tracks the lower of the SS pin and the 1.227V reference, the FB pin (and by extension the output voltage) is forced to soft-start at the slew rate set by the capacitor, C_{SS}, connected to the SS pin.

NOTE: To ensure that the soft-start time of the converter is controlled by the LT8311's SS capacitor, C_{SS}, it is important to program the primary IC's soft-start faster, to get out of the way. If this is not done, the converter's soft-start time will be dominated by the primary IC's soft start, and the LT8311 will simply adjust its SS pin voltage and slew rate to match the slower soft start time set by the primary-side IC.

When the SS pin voltage gets higher than the 1.227V reference, the FB pin starts to track the 1.227V reference. The output, therefore, regulates at a voltage set by the R_{FB1}/R_{FB2} divider network, and the FB pin's regulation voltage of 1.227V. The SS pin capacitor continues to get charged up by the 10µA current source until it reaches its internal clamp voltage of 2V.



Figure 8. The LT8311 Provides Voltage Feedback, as Part of a Peak Current Mode Control System, in a Forward Converter

OPERATION



Figure 9. Flowchart for LT8311 Opto Control Operation at Start-Up

With SS charged up to 2V, the transconductance error amplifier, A1, sinks or sources current from its output, COMP, if there is any voltage difference between the FB pin voltage and the 1.227V reference. The COMP pin, offset by 0.9V, serves as the input to the opto-driver, A2. If an increase in output load current causes the FB pin voltage to be lower than 1.227V, A1 drives the COMP pin high. COMP going high forces A2 to drive OPTO low, sourcing less current through R_D into the opto-coupler.

Since an opto-coupler's output current is directly proportional to its input current, this decreased input current for the opto-coupler will cause its output current, and therefore its emitter voltage at R_E, to decrease as well. The drop in R_E voltage causes A3, through its inverting action, to drive its output, V_C, higher. An increase in the V_C voltage causes the comparator, A4, to command a higher sense voltage across the R_{SNS} resistor, commanding M1 to run at a higher peak current. Since the current through M1 is

OPERATION

directly proportional to the output inductor current (M1 Current • $N_P/N_S = I_{LOUT}$), an increase in M1's peak current translates into an increase in the output inductor's peak current. In essence, the feedback loop is commanding the output inductor peak current to meet the demands of the increased load current, with the ultimate goal of helping the output voltage recover from a load step and stay regulated.

Opto-Control Operation at Start-Up

For applications connecting the LT8311's V_{IN} pin directly to the converter output, the LT8311 includes intelligent circuitry to ensure no interruption in the switching of the primary-side MOSFET upon the LT8311's turn-on. The LT8311 turns on when its V_{IN} pin (and therefore the converter output voltage when V_{IN} is directly connected to the output) exceeds 3.7V. Without intelligent circuitry, this V_{OUT} level will cause the FB pin voltage of the LT8311 to be greater than the voltage on the LT8311's SS pin (which is typically at 0V upon turn-on of the IC), causing amplifier A1 to drive the COMP pin low. This drives the OPTO pin high, which causes full current into the opto-coupler and terminates switching of the primary-side MOSFET. Termination of the primary-side MOSFET's switching can lead to the converter's output voltage dropping, which could cause the LT8311 to lose power and shut off. The LT8311's intelligent circuitry prevents this situation using two unique features. It has a built-in 100mV hysteresis on its V_{IN} UVLO voltage, so that upon getting power, it can tolerate up to a 100mV drop on its V_{IN} pin before losing power again. Even more importantly, the LT8311 has an opto-control start-up system that keeps the LT8311's "opto-control brains" turned off until all relevant node voltages within the voltage loop are prebiased to a state where they will not cause switching activity to cease when the loop is eventually enabled.

As shown in Figure 9 and the scope shot in Figure 10, the LT8311's opto-control operation at start-up involves slewing the SS pin voltage close to the FB pin voltage, slewing the COMP pin voltage to its high clamp voltage, and keeping the OPTO pin voltage held low. During this phase, the inductor current (and by extension, the output voltage) is controlled by the soft-start function provided by the primary-side IC. Upon completion of the state machine, the LT8311 allows the feedback loop to be functional again, and the FB pin voltage tracks the LT8311's SS pin voltage until FB finally gets to its regulation target of 1.227V.

Power Good

The LT8311 offers output power good monitoring to assist with system level design. The LT8311's $\overline{\text{PGOOD}}$ pin is pulled low internally when the FB pin voltage stays within a ±7% window of the 1.227V reference for a period of 175µs. Waiting for 175µs to elapse prevents the $\overline{\text{PGOOD}}$ pin from indicating false positives during transient events.



Figure 10. Opto Control Operation at Start-Up



Figure 11. Power Good Activates ($\overline{\text{PGOOD}}$ = Low) When the LT8311's FB Pin Voltage Is Within ±7% of Its Regulated Target (1.227V). The $\overline{\text{PGOOD}}$ Pin Is Pulled Up Externally to a 12V Housekeeping Supply Through a 100k External Resistor

OPERATION

The $\overline{\text{PGOOD}}$ comparator has ±3% hysteresis. Therefore, when the FB pin voltage is driven away from its regulated value of 1.227V by ±10%, the $\overline{\text{PGOOD}}$ pin's internal pull-down shuts off immediately. As a result, the pin is pulled high by an external resistor or external current source connected to a supply voltage. The $\overline{\text{PGOOD}}$ pin's output can be fed to a microcontroller that make decisions based on the state of the output voltage.

Output Overshoot Control Helps with Short-Circuit Recovery

The LT8311 provides output overshoot control by activating its soft-start pull-down amplifier ($SS_{DOWNAMP}$ in the Block Diagram) any time the FB pin voltage is less than 50% of the FB reference voltage (1.227V). This is particularly helpful with output voltage recovery after the removal of a short-circuit condition or after a heavy load transient. The SS pull-down amplifier will sink whatever current is necessary (up to its maximum sink capability of 13mA), to ensure that the SS pin voltage gets no higher than 100mV above the FB pin voltage. During output short-circuit events, when the FB pin voltage is pulled to ground, the SS pull-down amplifier gets activated and pulls the SS pin voltage to 100mV above the FB pin voltage. Eventually, when the short-circuit condition is over, the FB pin voltage gradually rises up with the SS pin at a slew rate set by C_{SS} and the 10µA charge current. This allows the output to recover gradually from the short-circuit condition. Note that when the LT8311 has its V_{IN} pin powered directly from the output of the forward converter, it will lose all its brains during a short-circuit event. Under this scenario, output overshoot control will not be in effect until the LT8311 gets brains again, until which point, the output inductor current and the output voltage will be controlled by the primary-side IC's soft-start function.



(a) Output Overshoot Control with C_{SS} = 1nF. LT8311 V_{IN} Powered from a 12V Housekeeping Supply, Which Also Pulls Up on the $\overline{\text{PGOOD}}$ Pin Through a 100k External Resistor



(b) Output Overshoot Control with C_{SS} = 33nF. LT8311 V_{IN} Powered from a 12V Housekeeping Supply, Which Also Pulls Up on the $\overline{\text{PGOOD}}$ Pin Through a 100k External Resistor

Figure 12. Output Overshoot Control at Start-Up

APPLICATIONS INFORMATION

V_{IN} BIAS SUPPLY

The LT8311's V_{IN} pin can be powered in various ways. Place at least a 2.2µF ceramic bypass capacitor close to the pin.

Picking an appropriate bias supply to power up the LT8311 requires consideration of the following criteria:

1. The V_{IN} pin, in certain configurations, may be the only supply to the LT8311's $INTV_{CC}$ pin, which provides gate drive to the catch and forward MOSFETs. In such situations, V_{IN}'s bias supply must be high enough to provide adequate gate-drive voltage (typically 5V to 7V) for both synchronous MOSFETs.
2. V_{IN}'s bias supply must be able to source:
   a. LT8311's V_{IN} current (4.5mA typical)
   b. $INTV_{CC}$ gate-drive current when using V_{IN} to supply the $INTV_{CC}$ pin (typically 10mA to 30mA)
   c. Opto-driver source current (typically 1mA to 5mA)
3. V_{IN} start-up and short-circuit conditions:
   a. V_{IN} must come up in reasonable time to allow the LT8311 to begin synchronous and opto-coupler control. While synchronous control is shut off, the secondary-side current will flow through the body diodes of the secondary synchronous MOSFETs. While opto-control is off, the forward converter will operate open-loop, using a volt-second clamp to control V_{OUT} if operating with LT3752, LT3752-1 or LT3753 on the primary side.
   b. V_{IN} may be shorted to GND during transient events. For instance, V_{IN} powered from the output voltage, will be driven to 0V during an output short-circuit. The forward converter must be able to ride through the momentary loss of power to the LT8311, which is often easily accomplished by appropriately configuring soft-start control on the primary-side ICs. Refer to the LT3752/LT8310 data sheets for details on configuring soft-start control on the primary-side IC.

With the previous criteria in mind, there are three methods (1-3), listed below, for powering up the LT8311. For preactive mode, use method 1, 2 or 3. For SYNC mode FCM, use method 1 or 3; for DCM, use method 1, 2 or 3.

1. Power from the LT3752's housekeeping supply (see Figure 21 in the Typical Application section). Being a flyback converter rather than a LDO, the LT3752's housekeeping supply is an efficient supply source. It can be connected through an external winding to the LT8311's V_{IN} and $INTV_{CC}$ pins, and can be set high enough to provide adequate gate drive for the catch and forward MOSFETs, but low enough to minimize efficiency and thermal losses. The housekeeping supply comes up as soon as the LT3752 receives input power, so power is delivered to the LT8311 without delay.
2. Power directly from V_{OUT}. At output voltages lower than 10V, careful consideration must be given to the output voltage start-up time, ensuring that the LT8311 can turn on and provide synchronous/opto control well before the output voltage approaches regulation. It is also important to ensure, at these lower output voltages, that sufficient gate drive voltage can be provided to the external MOSFETs. At higher V_{OUT} voltages, efficiency and thermal considerations related to the IC's internal power dissipation can become important criteria. In addition, at higher V_{OUT} voltages, it is important to ensure that voltage transients on the V_{IN} pin do not exceed the pin's abs max rating of 30V.
3. Use a buck circuit from an auxiliary transformer winding, as shown in Figure 13. This circuit has the benefit of being highly efficient, and is fairly simple to design. It is particularly useful for low output voltage applications (3.3V or 5V) that do not have an external housekeeping supply, and where powering directly from the output voltage is inadequate. In this configuration, the buck circuit's output voltage derives its energy from secondary-side switching pulses that also source energy to the forward converter's main output voltage, V_{OUT}. Careful consideration must be given to ensure that the buck output voltage comes up well in time, and turns on the LT8311 to provide synchronous and opto control before the forward converter's actual output voltage gets close to regulation. If there is a need to speed up