

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Complete Single Supply 12-Bit Voltage Output DAC in SO-8

FEATURES

- 8-Pin SO Package
- Buffered Voltage Output
- Built-In 2.048V Reference
- 500µV/LSB with 2.048V Full Scale
- 1/2LSB Max DNL Error
- Guaranteed 12-Bit Monotonic
- 3-Wire Cascadable Serial Interface
- Wide Single Supply Range: V_{CC} = 4.75V to 15.75V
- Low Power: I_{CC} Typ = 350µA with 5V Supply

APPLICATIONS

- Digital Offset/Gain Adjustment
- Industrial Process Control
- Automatic Test Equipment


DESCRIPTION

The LTC®1257 is a complete single supply, 12-bit voltage output D/A converter (DAC) in an SO-8 package. The LTC1257 includes an output buffer amplifier, 2.048V voltage reference and an easy to use 3-wire cascadable serial interface. An external reference can be used to override the internal reference and extend the output voltage range to 12V. The power supply current is a low 350μA when operating from a 5V supply, making the LTC1257 ideal for battery-powered applications. The space-saving 8-pin SO package and operation with no external components provide the smallest 12-bit D/A system available.


∠T, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION

Daisy-Chained Control Outputs



Differential Nonlinearity vs Input Code






ABSOLUTE MAXIMUM RATINGS (Note 1)

| V _{CC} to GND | –0.5V to 16.5V |
|-----------------------------|----------------------------|
| TTL Input Voltage | $-0.5V$ to $V_{CC} + 0.5V$ |
| V _{OUT} | $-0.5V$ to $V_{CC} + 0.5V$ |
| REF | |
| Operating Temperature Range | |
| LTC1257C | 0°C to 70°C |
| LTC12571 | –40°C to 85°C |

| Maximum Junction Temperature | |
|--------------------------------------|-------|
| Plastic Package65°C to | 125°C |
| Storage Temperature Range65°C to | 150°C |
| Lead Temperature (Soldering, 10 sec) | 300°C |

PIN CONFIGURATION



ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
|------------------|------------------|--------------|---------------------|-------------------|
| LTC1257CN8#PBF | LTC1257CN8#TRPBF | LTC1257CN8 | 8-Lead PDIP | 0°C to 70°C |
| LTC1257IN8#PBF | LTC1257IN8#TRPBF | LTC1257IN8 | 8-Lead PDIP | -40°C to 85°C |
| LTC1257CS8#PBF | LTC1257CS8#TRPBF | 1257 | 8-Lead Plastic SO | 0°C to 70°C |
| LTC1257IS8#PBF | LTC1257IS8#TRPBF | 12571 | 8-Lead Plastic SO | -40°C to 85°C |

 $\label{lem:consult_LTC} \textbf{Consult LTC Marketing for parts specified with wider operating temperature ranges.}$

Consult LTC Marketing for information on nonstandard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = T_{MIN}$ to T_{MAX} . $V_{CC} = 4.75V$ to 15.75V, internal or external reference (2.475V $\leq V_{REF} \leq V_{CC} - 2.7V$), unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | | MIN | TYP | MAX | UNITS |
|--------|---------------------------|-------------------------------|---|-----|-----|------|-------|
| DAC | | · | | | | | |
| | Resolution | | • | 12 | | | Bits |
| DNL | Differential Nonlinearity | Guaranteed Monotonic (Note 4) | • | | | ±0.5 | LSB |
| INL | Integral Nonlinearity | LTC1257C (Note 4) | • | | | ±3.5 | LSB |
| | | LTC1257I (Note 4) | • | | | ±4.0 | LSB |

TECHNOLOGY TECHNOLOGY

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = T_{MIN}$ to T_{MAX} . $V_{CC} = 4.75V$ to 15.75V, internal or external reference (2.475V \leq $V_{REF} \leq$ $V_{CC} - 2.7V$), unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | | MIN | TYP | MAX | UNITS |
|-------------------|------------------------------------|---|---|---------------------|-------|----------------|--------|
| OFF | Offset Error | When Using Internal Reference, LTC1257C | • | | | ±8 | LSB |
| | | When Using Internal Reference, LTC1257I | • | | | ±10 | LSB |
| | | When Using External Reference, LTC1257C | • | | | ±4 | mV |
| | | When Using External Reference, LTC1257I | • | | | ±5 | mV |
| OFF _{TC} | Offset Error Tempco | When Using Internal Reference (Note 2) | • | | ±0.02 | ±0.066 | LSB/°C |
| | Coin France | When Using External Reference (Note 2) | | | ±15 | ±30 | μV/°C |
| | Gain Error | (Note 2) | • | | 0.5 | ±2 | LSB |
| Reference | Gain Error Tempco | (Note 2) | • | | ±0.01 | ±0.02 | LSB/°C |
| Reference | <u> </u> | 1 0 17040570 | | 0.000 | 0.040 | 0.000 | |
| | Reference Output Voltage | I _{REF} = 0, LTC1257C I _{RE} F = 0, LTC1257I | | 2.028 2.018 | 2.048 | 2.068 2.078 | V |
| | Reference Output Tempco | I _{REF} = 0 | | 2.010 | ±0.06 | 2.070 | LSB/°C |
| | Reference Line Regulation | I _{RFF} = 0, LTC1257C | | | ±0.00 | ±0.4 | LSB/V |
| | Titoloronoo Emo riogalation | I _{REF} = 0, LTC1257I | • | | | ±0.7 | LSB/V |
| | Reference Load Regulation | 0μA ≤ I _{REF} ≤ 100μA | • | | | ±1 | LSB |
| | Reference Input Range | V _{CC} > V _{REF} + 2.7V | • | 2.475 | | 12 | V |
| | Reference Input Resistance | | • | 8 | 14 | 18 | kΩ |
| | Reference Input Capacitance | (Note 2) | | | 15 | | pF |
| | Short-Circuit Current | V _{REF} Shorted to GND | • | | | 90 | mA |
| Power Sup | ply | | | | | | |
| V_{CC} | Positive Supply Voltage | For Specified Performance | • | 4.75 | | 15.75 | V |
| I _{CC} | Supply Current | $4.75V \le V_{CC} \le 5.25V$ | • | | 350 | 600 | μA |
| | | $4.75V \le V_{CC} \le 15.75V$ | • | | 800 | 1500 | μA |
| Op Amp Do | C Performance | | | | | | |
| | Short-Circuit Current Low | V _{OUT} Shorted to GND | • | | | 60 | mA |
| | Short-Circuit Current High | V_{OUT} Shorted to V_{CC} | • | | | 60 | mA |
| | Output Impedance to GND | Input Code = 0 | • | | 250 | 500 | Ω |
| AC Perform | nance | | | | | | |
| | Voltage Output Slew Rate | $5k\Omega$ in Parallel with 100pF | • | 1.0 | | | V/µs |
| | Voltage Output Settling Time | To $\pm 1/2$ LSB, 5 k Ω in Parallel with 100pF, V_{CC} = 4.75V | | | 6 | | μs |
| | Digital Feedthrough | (Notes 2, 3) | | | 50 | | nV/s |
| Digital I/O | | | | | | | |
| V _{IH} | Digital Input High Voltage | | • | 2.4 | | | V |
| V_{IL} | Digital Input Low Voltage | | • | | | 0.8 | V |
| V _{OH} | Digital Output High Voltage | $I_{OUT} = -1 \text{mA}, D_{OUT} \text{ Only}$ | • | V _{CC} – 1 | | | V |
| V_{0L} | Digital Output Low Voltage | $I_{OUT} = 1mA$, D_{OUT} Only | • | 0.4 | | | V |
| I _{LEAK} | Digital Input Leakage | $V_{IN} = GND$ to V_{CC} | • | | | ±10 | μΑ |
| C_{IN} | Digital Input Capacitance | (Note 2) | • | | | 10 | pF |
| Switching | (Note 2) | | | | | | |
| t ₁ | D _{IN} Valid to CLK Setup | | • | 100 | | | ns |
| t ₂ | D _{IN} Valid to CLK Hold | | • | 25 | | | ns |
| t ₃ | CLK High Time | | • | 350 | | | ns |
| t ₄ | CLK Low Time | | • | 350 | | | ns |
| | | | | | | | |



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = T_{MIN}$ to T_{MAX} . $V_{CC} = 4.75V$ to 15.75V, internal or external reference (2.475V $\leq V_{REF} \leq V_{CC} - 2.7V$), unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | | MIN | TYP | MAX | UNITS |
|------------------|-------------------------------|--------------------------|---|-----|-----|-----|-------|
| t ₅ | LOAD Pulse Width | | • | 150 | | | ns |
| t ₆ | LSB CLK to LOAD | | • | 0 | | | ns |
| t ₇ | LOAD High to CLK | | • | 0 | | | ns |
| t ₈ | D _{OUT} Output Delay | C _{LOAD} = 15pF | • | 35 | | 150 | ns |
| f _{CLK} | Maximum Clock Frequency | | | | | 1.4 | MHz |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: Guaranteed by design; not subject to test.


Note 3: DAC switched from all 1s to all 0s, and all 0s to all 1s code.

Note 4: Guaranteed with internal V_{REF} or with external V_{REF} range of


2.475V to 12V. Tested at 10V.

TYPICAL PERFORMANCE CHARACTERISTICS







Minimum Supply Voltage vs Load Current #2




Supply Current vs Temperature




Supply Current vs Logic Input Voltage



Output Swing vs Load Resistance




Pull-Down Voltage vs Output Sink Current Capability




1257fc





TYPICAL PERFORMANCE CHARACTERISTICS







Zero-Scale Voltage









PIN FUNCTIONS

CLK (Pin 1): The TTL level input for the serial interface clock.

 D_{IN} (Pin 2): The TTL level input for the serial interface data. Data on the D_{IN} pin is latched into the shift register on the rising edge of the serial clock.

LOAD (Pin 3): The TTL level input for the serial interface load control. Data is loaded from the shift register into the DAC register, thus updating the DAC output when $\overline{\text{LOAD}}$ is pulled low. The DAC register is transparent as long as $\overline{\text{LOAD}}$ is held low.

 $D_{OUT}(Pin 4)$: The output of the shift register which becomes valid on the rising edge of the serial clock. The D_{OUT} pin is driven from GND to V_{CC} by an internal CMOS inverter. Multiple LTC1257s may be cascaded by connecting the D_{OUT} pin to the D_{IN} pin of the next chip.

GND (Pin 5): Ground.

REF (Pin 6): The output of the 2.048V reference and the input to the DAC resistor ladder. An external reference with voltage from 2.475V to $V_{CC} - 2.7V$ may be used to override the internal reference.



PIN FUNCTIONS

 V_{OUT} (Pin 7): The buffered DAC output is capable of sourcing 2mA over temperature while pulling within 2.7V of V_{CC} . The output will pull to ground through an internal 250Ω equivalent resistance.

V_{CC} (**Pin 8**): The positive supply input. $4.75V \le V_{CC} \le 15.75V$. Requires a bypass capacitor to ground.

DEFINITIONS

LSB: The least significant bit or the ideal voltage difference between two successive codes.

LSB =
$$(V_{FS} - V_{OS})/2^{n} - 1$$

n = The number of digital input bits

 V_{OS} = The zero code error or offset of the DAC

V_{FS} = The full-scale output voltage of the DAC measured when all bits are set to 1

Resolution: The resolution is the number of DAC output states (2ⁿ) that divide the full-scale range. The resolution does not imply linearity.

INL: End-point integral nonlinearity is the maximum deviation from a straight line passing through the end-points of the DAC transfer curve. Because the part operates from a single supply and the output cannot go below ground, the linearity is measured between full-scale and the first code that guarantees a positive output. The INL error at a given input code is calculated as follows:

INL =
$$(V_{OUT} - V_{IDEAL})/LSB$$

 $V_{IDEAL} = (Code)(LSB) + V_{OS}$

V_{OUT} = The output voltage of the DAC measured at the given input code

DNL: Differential nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. The DNL error between any two codes is calculated as follows:

DNL =
$$(\Delta V_{OUT} - LSB)/LSB$$

 ΔV_{OUT} = The measured voltage difference between two adjacent codes

Offset Error: The theoretical voltage at the output when the DAC is loaded with all zeros. The output amplifier can have a true negative offset, but because the part is operated from a single supply, the output cannot go below ground. If the offset is negative, the output will remain near OV resulting in the transfer curve shown in Figure 1.




Figure 1. Effect of Negative Offset

The offset of the part is measured at the first code that produces an output voltage 0.5LSB greater than the previous code:

$$V_{OS} = V_{OUT} - [(Code)(V_{FS})/(2^n - 1)]$$

Full-Scale Error: Full-scale error is the difference between the ideal and measured DAC output voltages with all bits set to one (Code = 4095). The full-scale error includes the offset error and is calculated as follows:

$$FSE = (V_{OUT} - V_{IDEAL})/LSB$$


$$V_{IDEAL} = (V_{REF})(1 - 2^{-n}) - V_{OS}$$

 V_{REF} = The reference voltage, either internal or external


Gain Error: Gain error is the difference between the ideal and measured slope of the DAC transfer characteristic. Gain error is equal to full-scale error minus offset error.

Digital Feedthrough: The glitch that appears at the analog output caused by AC coupling from the digital inputs when they change state. The area of the glitch is specified in (nV)(sec).

BLOCK DIAGRAM



TIMING DIAGRAM



OPERATION

Serial Interface

The data on the D_{IN} input is loaded into the shift register on the rising edge of the clock. The MSB is loaded first and the LSB last. The DAC register loads the data from the shift register when \overline{LOAD} is pulled low, and remains transparent until \overline{LOAD} is pulled high and the data is latched.

An internal 5V regulator provides the supply for the digital logic. By limiting the internal digital signal swings to 5V, digital noise is reduced. The buffered output of the 12-bit shift register is available on the D_{OUT} pin which will swing from GND to V_{CC} .

Multiple LTC1257s may be daisy chained together by connecting the D_{OUT} pin to the D_{IN} pin of the next chip, while the clock and load signals remain common to all chips in the daisy chain. The serial data is clocked to all of the chips, then the \overline{LOAD} signal is pulled low to update all of them simultaneously. The maximum clocking rate is 1.4MHz.

Reference

The LTC1257 includes an internal 2.048V reference, making 1LSB equal to $500\mu V$. The internal reference output is turned off when the pin is forced above the reference voltage, allowing an external reference to be connected to the reference pin. The external reference must be greater than 2.475V and less than $V_{CC}-2.7V$, and be capable of driving the 10k minimum DAC resistor ladder.


If the reference output is driving a large capacitive load, a series resistor must be added to insure stability. For any capacitive load greater than $1\mu F$, a 10Ω series resistor will suffice.

Voltage Output


The LTC1257 voltage output is able to pull within 2.7V of V_{CC} while sourcing 2mA. A internal NMOS transistor with a 200Ω equivalent impedance pulls the output to ground. The output is protected against short circuits and is able to drive up to a 500pF capacitive load without oscillation. If digital noise on the output causes a problem, a simple 100Ω , $0.1\mu F$ RC circuit can be used to filter the noise.

TYPICAL APPLICATIONS

DAC with External Reference




Filtering V_{REF} and V_{OUT}




LINEAR

TYPICAL APPLICATIONS

Auto Ranging 8-Channel ADC with Shutdown



12-Bit Single 5V Control System with Shutdown






PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

N Package 8-Lead PDIP (Narrow .300 Inch)


(Reference LTC DWG # 05-08-1510 Rev I)



NOTE: 1. DIMENSIONS ARE $\frac{\text{INCHES}}{\text{MILLIMETERS}}$

\$8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch)

(Reference LTC DWG # 05-08-1610 Rev G)



LINEAR TECHNOLOGY

1257fc

^{*}THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)


REVISION HISTORY (Revision history begins at Rev C)

| REV | DATE | DESCRIPTION | PAGE NUMBER |
|-----|-------|--|-------------|
| С | 12/12 | Removed MAX Voltage Output Settling Time value in Electrical Characteristics section | 3 |



TYPICAL APPLICATION

Driving LTC1257 with Opto-Isolators



RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
|------------------|---|---|
| 12 Bit | | |
| LTC1446/LTC1446L | Dual 12-Bit V _{OUT} DACs in SO-8 Package | LTC1446: V _{CC} = 4.5V to 5.5V, V _{OUT} = 0V to 4.095V LTC1446L: V _{CC} = 2.7V to 5.5V, V _{OUT} = 0V to 2.5V |
| LTC1448 | Dual 12-Bit V _{OUT} DAC in SO-8 Package, V _{CC} : 2.7V to 5.5V | Output Swings from GND to REF, REF Input Can Be Tied to $V_{\mbox{\scriptsize CC}}$ |
| LTC1450/LTC1450L | Single 12-Bit V _{OUT} DACs with Parallel Interface | LTC1450: V _{CC} = 4.5V to 5.5V, V _{OUT} = 0V to 4.095V LTC1450L: V _{CC} = 2.7V to 5.5V, V _{OUT} = 0V to 2.5V |
| LTC1451 | Single Rail-to-Rail 12-Bit V _{OUT} DAC, Full Scale: 4.095V, V _{CC} : 4.5V to 5.5V, Internal 2.048V Reference Brought Out to Pin | Low Power, Complete V _{OUT} DAC in SO-8 Package |
| LTC1452 | Single Rail-to-Rail 12-Bit V _{OUT} Multiplying DAC, V _{CC} : 2.7V to 5.5V | Low Power, Multiplying V _{OUT} DAC with Rail-to-Rail Buffer Amplifier in SO-8 Package |
| LTC1453 | Single Rail-to-Rail 12-Bit V _{OUT} DAC, Full Scale: 2.5V, V _{CC} : 2.7V to 5.5V | 3V, Low Power, Complete V _{OUT} DAC in SO-8 Package |
| LTC1454/LTC1454L | Dual 12-Bit V _{OUT} DACs in SO-16 Package with Added Functionality | LTC1454: V _{CC} = 4.5V to 5.5V, V _{OUT} = 0V to 4.095V LTC1454L: V _{CC} = 2.7V to 5.5V, V _{OUT} = 0V to 2.5V |
| LTC1456 | Single Rail-to-Rail Output 12-Bit DAC with Clear Pin, Full Scale: 4.095V, V_{CC} : 4.5V to 5.5V | Low Power, Complete V _{OUT} DAC in SO-8 Package with Clear Pin |
| LTC1458/LTC1458L | Quad 12 Bit Rail-to-Rail Output DACs with Added Functionality | LTC1458: V _{CC} = 4.5V to 5.5V, V _{OUT} = 0V to 4.095V LTC1458L: V _{CC} = 2.7V to 5.5V, V _{OUT} = 0V to 2.5V |
| LTC1659 | Single Rail-to-Rail 12-Bit V_{OUT} DAC in MSOP-8 Package, $V_{CC} = 2.7V$ to 5.5V | Output Swings from GND to REF, REF Input Can Be Tied to $\rm V_{\rm CC}$ |
| 14 Bit | | |
| LTC1658 | 14-Bit Rail-to-Rail Micropower DAC in MSOP, V _{CC} = 2.7V to 5.5V | Output Swings from GND to REF, REF Input Can Be Tied to V_{CC} |
| LTC1654 | Dual 14-Bit V _{OUT} DAC | Programmable Speed/Power, SO-8 Footprint |
| 16 Bit | | |
| LTC1655(L) | Single 16-Bit V _{OUT} DAC with Serial Interface in SO-8 | V _{CC} = 5V (3V), Low Power, Deglitched, V _{OUT} = 0V to 4.096V (0V to 2.5V) |

LT 1212 REV C • PRINTED IN USA

LITEAN

TECHNOLOGY

© LINEAR TECHNOLOGY CORPORATION 1994