## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China LTC1264-7

# Linear Phase, Group Delay Equalized, 8th Order Lowpass Filter 

## features

- Steeper Roll-Off Than Bessel Filters
- High Speed: $f_{C} \leq 200 \mathrm{kHz}$
- Phase Equalized Filter in a 14-Pin Package
- Phase and Group Delay Response Fully Tested
- Transient Response Exhibits 5\% Overshoot and No Ringing
- 65 dB THD or Better Throughout a 100kHz Passband
- No External Components Needed
- Available in Plastic 14-Pin DIP and 16-Pin S0 Wide Packages


## APPLICATIONS

- Data Communication Filters
- Time Delay Networks
- Phase Matched Filters
$\mathbf{\triangle 7}$, LTC and LT are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.


## TYPICAL APPLICATION

200kHz Linear Phase Lowpass Filter


NOTE: THE POWER SUPPLIES SHOULD BE BYPASSED BY A $0.1 \mu \mathrm{~F}$ CAPACITOR CLOSE TO THE PACKAGE AND ANY PRINTED CIRCUIT BOARD ASSEMBLY SHOULD MAINTAIN A DISTANCE OF AT LEAST 0.2 INCHES BETWEEN ANY OUTPUT OR INPUT PIN AND THE fCLK LINE.

## DESCRIPTIOn

The LTC1264-7 is a clock-tunable monolithic 8th order lowpass filter with linear passband phase and flat group delay. The amplitude response approximates a maximally flat passband and exhibits steeper roll-off than an equivalent 8th order Bessel filter. For instance, at twice the cutoff frequency, the filter attains 28dB attenuation (vs 12dB for Bessel), while at three times the cutoff frequency, the filter attains 55dB attenuation (vs 30dB for Bessel).
The cutoff frequency of the LTC1264-7 is tuned via an external TTL or CMOS clock. The clock-to-cutoff frequency ratio of the LTC1264-7 can be set to 25:1 (pin 10 to $\mathrm{V}^{+}$) or 50:1 (pin 10 to $\mathrm{V}^{-}$). When the filter operates at clock-to-cutoff frequency ratio of $25: 1$, the input is double-sampled to lower the risk of aliasing.
The LTC1264-7 is optimized for speed. Depending on the operating conditions, cutoff frequencies between 200 kHz and 250 kHz can be obtained. (Please refer to the Passband vs Clock Frequency graphs.)
The LTC1264-7 is pin-compatible with the LTC1064-X series.

## ABSOLUTE MAXIMUM RATIOGS (Note 1)

Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$)
16.5 V

Power Dissipation ............................................ 400 mW
Burn-In Voltage $\qquad$
Voltage at Any Input ..... $\left(\mathrm{V}^{-}-0.3 \mathrm{~V}\right) \leq \mathrm{V}_{\mathrm{IN}} \leq\left(\mathrm{V}^{+}+0.3 \mathrm{~V}\right)$ Storage Temperature Range $\qquad$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

Operating Temperature Range
LTC1264-7C ..................................... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
LTC1264-7M (OBSOLETE) .............. $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ). $\qquad$

## PACKAGE/ORDER InFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.
eLECTRICAL CHARACTERISTICS
The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{TA}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}, \mathrm{f}_{\text {CuTOFF }}=100 \mathrm{kHz}$ or $50 \mathrm{kHz}, \mathrm{f}_{\mathrm{CLK}}=2.5 \mathrm{MHz}, \mathrm{TTL}$ or CMOS Ievel (maximum clock rise or fall time $\leq 1 \mu \mathrm{~s}$ ) and all gain measurements are referenced to passband gain, unless otherwise specified.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Passband Gain | $\begin{aligned} & 0.1 \mathrm{~Hz} \leq \mathrm{f} \leq 0.25 \mathrm{f}_{\text {CUTOFF }} \\ & \mathrm{f}_{\text {TEST }}=25 \mathrm{kHz},\left(\mathrm{f}_{\text {CLK }} / \mathrm{f}_{\mathrm{C}}\right)=25: 1 \end{aligned}$ | $\bullet$ | -0.50 | -0.10 | 0.50 | dB |
| Gain at 0.50 f Cutoff (Note 4) | $\begin{aligned} & \mathrm{f}_{\text {TEST }}=50 \mathrm{kHz},\left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=25: 1 \\ & \mathrm{f}_{\text {TEST }}=25 \mathrm{kHz},\left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=50: 1 \end{aligned}$ | $\bullet$ | $\begin{aligned} & \hline-0.50 \\ & -0.65 \end{aligned}$ | -0.15 | $\begin{aligned} & 0.20 \\ & 0.30 \end{aligned}$ | dB dB |
| Gain at $0.75 \mathrm{f}_{\text {CuTOFF }}$ | $\mathrm{f}_{\text {TEST }}=75 \mathrm{kHz},\left(\mathrm{f}_{\text {CLK }} / \mathrm{f}_{\mathrm{C}}\right)=25: 1$ | $\bullet$ | -1.5 | -1.0 | 0.1 | dB |
| Gain at fCutoff | $\begin{aligned} & \mathrm{f}_{\text {TEST }}=100 \mathrm{kHz},\left(\mathrm{f}_{\mathrm{CLL}} / \mathrm{f}_{\mathrm{C}}\right)=25: 1 \\ & \mathrm{f}_{\mathrm{TEST}}=50 \mathrm{kHz},\left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=50: 1 \end{aligned}$ | $\bullet$ | $\begin{aligned} & \hline-3.7 \\ & -4.5 \end{aligned}$ | $\begin{aligned} & \hline-3.0 \\ & -3.0 \end{aligned}$ | $\begin{aligned} & \hline-1.9 \\ & -2.3 \end{aligned}$ | dB dB |
| Gain at 2.0 f Cutoff | $\begin{aligned} & \mathrm{f}_{\text {TEST }}=200 \mathrm{kHz},\left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=25: 1 \\ & \mathrm{f}_{\text {TEST }}=100 \mathrm{kHz},\left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=50: 1 \\ & \hline \end{aligned}$ | $\bullet$ | $\begin{aligned} & -34 \\ & -34 \end{aligned}$ | $\begin{aligned} & -28 \\ & -30 \end{aligned}$ | $\begin{aligned} & \hline-20 \\ & -27 \\ & \hline \end{aligned}$ | dB dB |
| Gain with $\mathrm{f}_{\text {CLK }}=20 \mathrm{kHz}$ | $\mathrm{f}_{\text {TEST }}=200 \mathrm{~Hz},\left(\mathrm{f}_{\text {CLK }} / \mathrm{f}_{\mathrm{C}}\right)=50: 1$ |  | -0.7 | -0.3 | 0.1 | dB |
| Gain with $\mathrm{f}_{\text {CLK }}=400 \mathrm{kHz}, \mathrm{V}_{\mathrm{S}}= \pm 2.375 \mathrm{~V}$ |  |  | $\begin{aligned} & \hline-0.2 \\ & -3.5 \\ & \hline \end{aligned}$ | $\begin{array}{r} 0.15 \\ -2.70 \\ \hline \end{array}$ | $\begin{array}{r} 0.5 \\ -1.4 \\ \hline \end{array}$ | dB dB |
| Gain with $\mathrm{f}_{\text {CLK }}=4 \mathrm{MHz}$ | $\begin{aligned} & \mathrm{f}_{\text {TEST }}=160 \mathrm{kHz}, \mathrm{~V}_{\text {IN }}=1 \mathrm{~V}_{\text {RMS }} \\ & \left(\mathrm{f}_{\text {CLK }} / \mathrm{f}_{\mathrm{C}}\right)=25: 1, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \\ & \left(\mathrm{f}_{\text {CLK }} / \mathrm{f}_{\mathrm{C}}\right)=25: 1 \end{aligned}$ | $\bullet$ |  | $0.00 \pm 1.0$ | 3.0 | dB dB |
|  |  |  |  |  |  | 12647fa |

ELECARICPL CHARACTERISTICS The e denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}, \mathrm{f}_{\mathrm{CuTOFF}}=100 \mathrm{kHz}$ or $50 \mathrm{kHz}, \mathrm{f}_{\mathrm{CLK}}=2.5 \mathrm{MHz}$, TTL or CMOS level (maximum clock rise or fall time $\leq 1 \mu s$ ) and all gain measurements are referenced to passband gain, unless otherwise specified.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Phase Factor }(F) \\ & \text { Phase }=180^{\circ}-F\left(\mathrm{f} / \mathrm{f}_{\mathrm{c}}\right) \\ & (\text { Note 2) } \end{aligned}$ | $\begin{aligned} & \left(\mathrm{f}_{\text {CLK }} / \mathrm{f}_{\mathrm{C}}\right)=25: 1, \mathrm{f} \leq \mathrm{f}_{\text {CUTOFF }} \\ & \left(\mathrm{f}_{\text {CLK }} / \mathrm{f}_{\mathrm{C}}\right)=50: 1, \mathrm{f} \leq \mathrm{f}_{\text {CUTOFF }} \\ & \left(\mathrm{f}_{\text {CLK }} / \mathrm{f}_{\mathrm{C}}\right)=25: 1, \mathrm{f} \leq \mathrm{f}_{\text {CUTOFF }} \\ & \left(\mathrm{f}_{\text {CLK }} / \mathrm{f}_{\mathrm{C}}\right)=50: 1, \mathrm{f} \leq \mathrm{f}_{\text {CUTOFF }} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 392 \\ & 374 \\ & \hline \end{aligned}$ | $\begin{aligned} & 407 \pm 2 \\ & 388 \pm 2 \end{aligned}$ | $\begin{aligned} & 423 \\ & 414 \\ & \hline \end{aligned}$ | Deg Deg Deg Deg |
| Phase Nonlinearity (Note 2) | $\begin{aligned} & \left(\mathrm{f}_{\text {CLK }} / \mathrm{f}_{\mathrm{C}}\right)=25: 1, \mathrm{f} \leq \mathrm{f}_{\text {CUTOFF }} \\ & \left(\mathrm{f}_{\text {CLK }} / \mathrm{f}_{\mathrm{C}}\right)=50: 1, \mathrm{f} \leq \mathrm{f}_{\text {CUTOFF }} \\ & \left(\mathrm{f}_{\text {CLK }} / \mathrm{f}_{\mathrm{C}}\right)=25: 1, \mathrm{f} \leq \mathrm{f}_{\text {CUTOFF }} \\ & \left(\mathrm{f}_{\text {CLK }} / \mathrm{f}_{\mathrm{C}}\right)=50: 1, \mathrm{f} \leq \mathrm{f}_{\text {CUTOFF }} \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & \pm 1.0 \\ & \pm 1.0 \end{aligned}$ | $\begin{aligned} & \pm 2.0 \\ & \pm 2.0 \end{aligned}$ | \% $\%$ $\%$ $\%$ |
| $\begin{aligned} & \text { Group Delay }\left(\mathrm{t}_{\mathrm{d}}\right) \\ & \mathrm{t}_{\mathrm{d}}=(F / 360)\left(1 / f_{\mathrm{f}}\right) \text {; } \\ & (\text { Note } 3,4) \end{aligned}$ | $\begin{aligned} & \left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=25: 1, \mathrm{f} \leq \mathrm{f}_{\text {CUTOFF }} \\ & \left(\mathrm{f}_{\text {CLK }} / \mathrm{f}_{\mathrm{C}}\right)=50: 1, \mathrm{f} \leq \mathrm{f}_{\text {CUTOFF }} \\ & \left(\mathrm{f}_{\text {CLKL }} / \mathrm{f}_{\mathrm{C}}\right)=25: 1, \mathrm{f} \leq \mathrm{f}_{\text {CUTOFF }} \\ & \left(\mathrm{f}_{\text {CLK }} / \mathrm{f}_{\mathrm{C}}\right)=50: 1, \mathrm{f} \leq \mathrm{f}_{\text {CUTOFF }} \end{aligned}$ | $\bullet$ | $\begin{array}{r} 10.9 \\ 20.8 \\ \hline \end{array}$ | $\begin{aligned} & 11.3 \\ & 21.6 \end{aligned}$ | $\begin{aligned} & 11.7 \\ & 22.9 \end{aligned}$ | $\mu \mathrm{S}$ $\mu \mathrm{S}$ $\mu \mathrm{S}$ $\mu \mathrm{S}$ |
| Group Delay Ripple (Note 3) | $\left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{f}}\right)=25: 1, \mathrm{f} \leq \mathrm{f}_{\text {CUTOFF }}$ $\left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=50: 1, \mathrm{f} \leq \mathrm{f}_{\text {CUTOFF }}$ <br> $\left(\mathrm{f}_{\mathrm{cLK}} / \mathrm{f}_{\mathrm{C}}\right)=25: 1, \mathrm{f} \leq \mathrm{f}_{\text {CUTOFF }}$ <br> $\left(\mathrm{f}_{\text {CLK }} / \mathrm{f}_{\mathrm{C}}\right)=50: 1, \mathrm{f} \leq \mathrm{f}_{\text {CUTOFF }}$ | $\bullet$ |  | $\begin{aligned} & \pm 1.0 \\ & \pm 1.0 \end{aligned}$ | $\begin{aligned} & \pm 2.0 \\ & \pm 2.0 \end{aligned}$ | \% $\%$ $\%$ $\%$ |
| Input Frequency Range <br> (Table 9, 10) | $\begin{aligned} & \left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=25: 1 \\ & \left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=50: 1 \end{aligned}$ |  |  | $\begin{gathered} <\mathrm{f}_{\mathrm{CLK}} \\ <\mathrm{f} \text { LLK } / 2 \end{gathered}$ |  | kHz kHz |
| Maximum fclk | $\begin{aligned} & V_{S}=\text { Single } 5 \mathrm{~V}(\mathrm{GND}=2 \mathrm{~V}) \\ & \mathrm{V}_{S}= \pm 5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 2 \\ & 3 \\ & 5 \end{aligned}$ |  | MHz <br> MHz <br> MHz |
| Clock Feedthrough | $25: 1, \pm 7.5 \mathrm{~V}, \mathrm{f}=\mathrm{f}$ CLK |  |  | 120 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| Wideband Noise <br> ( $1 \mathrm{~Hz} \leq \mathrm{f}<\mathrm{f}_{\mathrm{CLK}}$ ) | $\begin{aligned} & V_{S}=\text { Single } 5 \mathrm{~V} \\ & V_{S}= \pm 5 \mathrm{~V} \\ & V_{S}= \pm 7.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 140 \pm 5 \% \\ & 160 \pm 5 \% \\ & 175 \pm 5 \% \end{aligned}$ |  | $\mu V_{\text {RM }}$ <br> $\mu V_{\text {RMS }}$ <br> $\mu V_{\text {RMS }}$ |
| Input Impedance |  |  | 45 | 65 | 87 | k $\Omega$ |
| Output DC Voltage Swing (Note 5) | $\begin{aligned} & V_{S}= \pm 2.375 \mathrm{~V} \\ & V_{S}= \pm 5 \mathrm{~V} \\ & V_{S}= \pm 7.5 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{array}{r}  \pm 2.0 \\ \pm 3.0 \\ \hline \end{array}$ | $\begin{aligned} & \pm 1.0 \\ & \pm 2.3 \\ & \pm 3.8 \end{aligned}$ |  | V V V |
| Output DC Offset $\left(\mathrm{f}_{\mathrm{CLK}}=1 \mathrm{MHz}\right)$ | $\begin{aligned} & 25: 1, V_{S}= \pm 5 \mathrm{~V} \\ & 50: 1, V_{S}= \pm 5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{array}{r}  \pm 100 \\ \pm 100 \end{array}$ | $\begin{aligned} & \pm 220 \\ & \pm 220 \end{aligned}$ | mV mV |
| Output DC Offset TempCo | $\begin{aligned} & 25: 1, V_{S}= \pm 5 \mathrm{~V} \\ & 50: 1, V_{S}= \pm 5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & \pm 200 \\ & \pm 200 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{V} /{ }^{\circ} \mathrm{C} \\ & \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| Power Supply Current ( $\mathrm{f}_{\mathrm{CLK}}=1 \mathrm{MHz}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 2.375 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V} \end{aligned}$ |  |  | 11 14 17 | $\begin{aligned} & 22 \\ & 22 \\ & 23 \\ & 26 \\ & 28 \\ & 32 \end{aligned}$ | mA mA mA mA mA mA |
| Power Supply Range |  |  | $\pm 2.375$ |  | $\pm 8$ | V |

## LTC1264-7

## eLectrichl characteristics

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: Input frequencies, f, are linearly phase shifted through the filter as long as $\mathrm{f} \leq \mathrm{f}_{\mathrm{c}} ; \mathrm{f}_{\mathrm{C}}=$ cutoff frequency.
Figure 1 curve (A) shows the typical phase response of an LTC1264-7 operating at $\mathrm{f}_{\mathrm{CLK}}=2.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{C}}=100 \mathrm{kHz}$. An endpoint straight line, curve (B), depicts the ideal linear phase response of the filter. It is described by: phase shift $=180^{\circ}-F\left(\mathrm{f} / \mathrm{f}_{\mathrm{c}}\right) ; \mathrm{f} \leq \mathrm{f}_{\mathrm{C}}$.
$F$ is arbitrarily called the "phase factor" expressed in degrees. The phase factor together with the specified deviation from the ideal straight line allows the calculation of the phase at a given frequency. Note, the maximum phase nonlinearity, Figure 1, occurs at the vicinity of $f=0.25 f_{C}$ and $=0.75 \mathrm{f}$. Example: The phase shift at 70 kHz of the LTC1264-7 shown in Figure 1 is: phase shift $=180^{\circ}-407^{\circ}(70 \mathrm{kHz} / 100 \mathrm{kHz}) \pm$ nonlinearity $=$ $-104.9^{\circ} \pm 1 \%$ or $-104.9^{\circ} \pm 1.05^{\circ}$.
Note 3: Group delay and group delay deviation are calculated from the measured phase factor and phase deviation specifications.
Note 4: The filter cutoff frequency is abbreviated as $\mathrm{f}_{\text {CUTOFF }}$ or $\mathrm{f}_{\mathrm{C}}$.
Note 5: The AC swing is typically $9 \mathrm{~V}_{\text {p-p }} 5.6 \mathrm{~V}_{\text {P-p, }} 1.8 \mathrm{~V}_{\text {p-p }}$ with $\pm 7.5 \mathrm{~V}, \pm 5 \mathrm{~V}$, $\pm 2.5 \mathrm{~V}$ supply respectively. For more information refer to the THD + Noise vs Input graphs.


Figure 1. Phase Response in the Passband (Note 2)

## TYPICAL PGRFORMANCE CHARACTERISTICS



Phase Factor vs $\mathrm{f}_{\text {cLK }}$ (Typical Unit)

Phase Factor vs $\mathrm{f}_{\text {CLK }}$ (Typical Unit)

Phase Factor vs $\mathrm{f}_{\mathrm{CLK}}$ (Min and Max Representative Units)


264-7 G04

Passband Gain and Phase


1264-7 GO6

Phase Factor vs fclk (Min and Max Representative Units)


1264-7 G05

Passband Gain and Phase


## TYPICAL PGRFORMANCE CHARACTERISTICS



Passband Gain vs $\mathrm{f}_{\mathrm{CLK}}$


Gain vs Frequency


Passband Gain vs $\mathrm{f}_{\mathrm{CLK}}$ at $85^{\circ} \mathrm{C}$


Gain vs Frequency


Maximum Passband vs Temperature


## TYPICAL PGRFORMANCE CHARACTERISTICS




1264-7 G18

$1264-7621$

THD vs Frequency


Maximum Passband vs Temperature


THD vs Frequency


THD + Noise vs Input


## TYPICAL PGRFORMANCE CHARACTERISTICS



Table 1. Passband Gain and Phase
$V_{S}= \pm 7.5 \mathrm{~V},\left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=25: 1, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| FREQUENCY (kHz) | GAIN (dB) | PHASE (DEG) |
| :---: | :---: | :---: |
| $\mathrm{f}_{\text {CLK }}=1 \mathrm{MHz}$ (Typical Unit) |  |  |
| 0.000 | 0.064 | 180.00 |
| 10.000 | 0.064 | 81.14 |
| 20.000 | 0.058 | -19.18 |
| 30.000 | -0.639 | -120.63 |
| 40.000 | -2.741 | -221.78 |
| $\mathrm{f}_{\text {CLK }}=2 \mathrm{MHz}$ (Typical Unit) |  |  |
| 0.000 | -0.006 | 180.00 |
| 20.000 | -0.006 | 79.42 |
| 40.000 | -0.164 | -22.13 |
| 60.000 | -0.958 | -124.09 |
| 80.000 | -3.003 | -225.01 |
| $\mathrm{f}_{\mathrm{CLK}}=3 \mathrm{MHz}$ (Typical Unit) |  |  |
| 0.000 | -0.067 | 180.00 |
| 30.000 | -0.067 | 77.49 |
| 60.000 | -0.287 | -25.54 |
| 90.000 | -0.944 | -128.51 |
| 120.000 | -2.545 | -230.19 |
| $\mathrm{f}_{\text {CLK }}=4 \mathrm{MHz}$ (Typical Unit) |  |  |
| 0.000 | -0.031 | 180.00 |
| 40.000 | -0.031 | 75.23 |
| 80.000 | -0.078 | -30.06 |
| 120.000 | -0.332 | -135.27 |
| 160.000 | -1.275 | -239.76 |
| $\mathrm{f}_{\text {CLK }}=5 \mathrm{MHzz}$ (Typical Unit) |  |  |
| 0.000 | 0.073 | 180.00 |
| 50.000 | 0.073 | 71.77 |
| 100.000 | 0.365 | -37.11 |
| 150.000 | 0.686 | -146.19 |
| 200.000 | 0.521 | -255.85 |
|  |  |  |

Table 2. Passband Gain and Phase
$\mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V},\left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f} \mathrm{C}\right)=50: 1, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| FREQUENCY (kHz) | GAIN (dB) | PHASE (DEG) |
| :---: | :---: | :---: |
| $\mathrm{f}_{\text {CLK }}=1 \mathrm{MHz}$ (Typical Unit) |  |  |
| 0.000 | -0.048 | 180.00 |
| 5.000 | -0.048 | 84.51 |
| 10.000 | -0.351 | -10.87 |
| 15.000 | -1.253 | -105.53 |
| 20.000 | -3.348 | -199.61 |
| $\mathrm{f}_{\text {CLK }}=2 \mathrm{MHz}$ (Typical Unit) |  |  |
| 0.000 | -0.008 | 180.00 |
| 10.000 | -0.008 | 83.39 |
| 20.000 | -0.237 | -13.09 |
| 30.000 | -1.105 | -108.91 |
| 40.000 | -3.238 | -204.09 |
| $\mathrm{f}_{\text {CLK }}=3 \mathrm{MHz}$ (Typical Unit) |  |  |
| 0.000 | 0.044 | 180.00 |
| 15.000 | 0.044 | 81.04 |
| 30.000 | -0.065 | -18.64 |
| 45.000 | -0.863 | -118.48 |
| 60.000 | -3.022 | -217.67 |
| $\mathrm{f}_{\text {CLK }}=4 \mathrm{MHz}$ (Typical Unit) |  |  |
| 0.000 | 0.071 | 180.00 |
| 20.000 | 0.071 | 78.04 |
| 40.000 | 0.039 | -25.06 |
| 60.000 | -0.664 | -128.54 |
| 80.000 | -2.755 | -231.42 |
| $\mathrm{f}_{\text {CLK }}=5 \mathrm{MHz}$ (Typical Unit) |  |  |
| 0.000 | 0.089 | 180.00 |
| 25.000 | 0.089 | 74.36 |
| 50.000 | 0.141 | -32.41 |
| 75.000 | -1.437 | -139.33 |
| 100.000 | -2.421 | -246.01 |

## TYPICAL PGRFORMANCE CHARACTERISTICS

Table 3. Passband Gain and Phase
$\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V},\left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=25: 1, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| FREQUENCY (kHz) | GAIN (dB) | PHASE (DEG) |
| :---: | :---: | :---: |
| $\mathrm{f}_{\text {CLK }}=1 \mathrm{MHz}$ (Typical Unit) |  |  |
| 0.000 | 0.081 | 180.00 |
| 10.000 | 0.081 | 80.94 |
| 20.000 | 0.071 | -19.54 |
| 30.000 | -0.631 | -121.10 |
| 40.000 | -2.732 | -222.28 |
| $\mathrm{f}_{\text {CLK }}=2 \mathrm{MHz}$ (Typical Unit) |  |  |
| 0.000 | -0.016 | 180.00 |
| 20.000 | -0.016 | 78.78 |
| 40.000 | -0.211 | -23.21 |
| 60.000 | -0.968 | -125.42 |
| 80.000 | -2.864 | -226.47 |
| $\mathrm{f}_{\text {CLK }}=3 \mathrm{MHzz}$ (Typical Unit) |  |  |
| 0.000 | -0.006 | 180.00 |
| 30.000 | -0.006 | 76.07 |
| 60.000 | -0.044 | -28.54 |
| 90.000 | -0.369 | -133.27 |
| 120.000 | -1.507 | -237.35 |

Table 5. Passband Gain and Phase
$\mathrm{V}_{\mathrm{S}}=$ Single $5 \mathrm{~V},\left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=25: 1, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| FREQUENCY (kHz) | GAIN (dB) | PHASE (DEG) |
| :--- | ---: | ---: |
| fCLK $=\mathbf{0 . 5 M H z}$ (Typical Unit) |  |  |
| 0.000 | 0.161 | 180.00 |
| 5.000 | 0.161 | 81.47 |
| 10.000 | 0.166 | -18.52 |
| 15.000 | -0.515 | -119.79 |
| 20.000 | -2.598 | -220.82 |
| fCLK $=1 \mathrm{MHz}$ (Typical Unit) |  |  |
| 0.000 | 0.125 | 180.00 |
| 10.000 | 0.125 | 80.23 |
| 20.000 | 0.043 | -2.075 |
| 30.000 | -0.706 | -122.53 |
| 40.000 | -2.781 | -223.59 |


| fLLK $=1.5 \mathrm{MHz}$ (Typical Unit) |  |  |
| :---: | ---: | ---: |
| 0.000 | 0.061 | 180.00 |
| 15.000 | 0.061 | 78.49 |
| 30.000 | -0.096 | -23.82 |
| 45.000 | -0.741 | -16.47 |
| 60.000 | -2.432 | -228.12 |


| CLLK $=2 \mathrm{MHz}$ (Typical Unit) |  |  |
| :---: | ---: | ---: |
| 0.000 | 0.151 | 180.00 |
| 20.000 | 0.151 | 75.03 |
| 40.000 | 0.321 | -31.15 |
| 60.000 | 0.203 | -137.86 |
| 80.000 | -0.838 | -244.58 |

Table 4. Passband Gain and Phase
$\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V},\left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=50: 1, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| FREQUENCY (kHz) | GAIN (dB) | PHASE (DEG) |
| :--- | :---: | ---: |
| $\mathrm{f}_{\text {CLK }}=1 \mathrm{MHz}$ (Typical Unit) |  |  |
| 0.000 | 0.032 | 180.00 |
| 5.000 | 0.032 | 84.60 |
| 10.000 | -0.249 | -10.65 |
| 15.000 | -1.135 | -105.20 |
| 20.000 | -3.225 | -199.22 |
| $\mathrm{f}_{\text {CLK }}=2 \mathrm{MHz}$ (Typical Unit) |  |  |
| 0.000 | 0.101 | 180.00 |
| 10.000 | 0.101 | 82.47 |
| 20.000 | -0.043 | -15.45 |
| 30.000 | -0.864 | -113.28 |
| 40.000 | -3.021 | -210.54 |
| $\mathrm{f}_{\text {CLK }}=3 \mathrm{MHz}$ (Typical Unit) |  |  |
| 0.000 | 0.125 | 180.00 |
| 15.000 | 0.125 | 77.88 |
| 30.000 | 0.043 | -25.31 |
| 45.000 | -0.753 | -128.74 |
| 60.000 | -2.987 | -231.29 |

Table 6. Passband Gain and Phase
$\mathrm{V}_{\mathrm{S}}=$ Single $5 \mathrm{~V},\left(\mathrm{f}_{\mathrm{cLK}} / \mathrm{f}_{\mathrm{C}}\right)=50: 1, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| FREQUENCY (kHz) | GAIN (dB) | PHASE (DEG) |
| :--- | :---: | ---: |
| fCLK $=\mathbf{0 . 5 M H z}$ (Typical Unit) |  |  |
| 0.000 | 0.075 | 180.00 |
| 2.500 | 0.075 | 84.79 |
| 5.000 | -0.217 | -10.40 |
| 7.500 | -1.108 | -10.510 |
| 10.000 | -3.198 | -199.26 |


| fLL $=\mathbf{1 M H z}$ (Typical Unit) |  |  |
| :---: | ---: | ---: |
| 0.000 | 0.114 | 180.00 |
| 5.000 | 0.114 | 83.96 |
| 10.000 | -0.122 | -11.88 |
| 15.000 | -0.988 | -107.02 |
| 20.000 | -3.111 | -201.63 |

$\mathrm{f}_{\text {CLK }}=1.5 \mathrm{MHz}$ (Typical Unit)

| 0.000 | 0.174 | 180.00 |
| ---: | ---: | ---: |
| 7.500 | 0.174 | 81.36 |
| 15.000 | 0.066 | -17.84 |
| 22.500 | -0.744 | -117.12 |
| 30.000 | -2.949 | -215.79 |

$\mathrm{f}_{\text {cLK }}=2 \mathrm{MHz}$ (Typical Unit)

| 0.000 | 0.232 | 180.00 |
| ---: | ---: | ---: |
| 10.000 | 0.232 | 75.98 |
| 20.000 | 0.219 | -29.26 |
| 30.000 | -0.599 | -134.63 |
| 40.000 | -3.031 | -239.09 |

## PIn functions

## NC Pin $(1,5,8,13)$

Pins 1,5,8 and 13 are not connected to any internal circuit point on the device and should be preferably tied to analog ground.

## Filter Input Pin (2)

The input pin is connected internally through a 50 k resistor tied to the inverting input of an op amp.

## Analog Ground Pins $(3,5)$

The filter performance depends on the quality of the analog signal ground. For either dual or single supply operation, an analog ground plane surrounding the package is recommended. The analog ground plane should be connected to any digital ground at a single point. For dual supply operation, pin 3 should be connected to the analog ground plane. For single supply operation pin 3 should be biased at $1 / 2$ supply and should be bypassed to the analog ground plane with at least a $1 \mu \mathrm{~F}$ capacitor (Figure 3). For single 5 V operation at the highest $\mathrm{f}_{\text {CLK }}$ of 2 MHz , pin 3 should be biased at 2 V . This minimizes passband gain and phase variations.

## Power Supply Pins $(4,12)$

The $\mathrm{V}^{+}$(pin 4) and the $\mathrm{V}^{-}$(pin 12) should each be bypassed with a $0.1 \mu \mathrm{~F}$ capacitor to an adequate analog ground. The filter's power supplies should be isolated from other digital or high voltage analog supplies. A low noise linear supply is recommended. Using a switching power supply will lower the signal-to-noise ratio of the filter. The supply during power-up should have a slew rate less than $1 \mathrm{~V} / \mu \mathrm{s}$. When $\mathrm{V}^{+}$is applied before $\mathrm{V}^{-}$and $\mathrm{V}^{-}$is allowed to go above ground, a signal diode should clamp $\mathrm{V}^{-}$to prevent latch-up. Figures 2 and 3 show typical connections for dual and single supply operation.


Figure 2. Dual Supply Operation for an $\mathrm{f}_{\text {CLk }} / \mathrm{f}$ Cutoff $=25: 1$


Figure 3. Single Supply Operation for an $\mathrm{f}_{\text {CLK }} / \mathrm{f}_{\text {CUTOFF }}=25: 1$

## Filter Output Pins (6, 9)

Pin 9 is the specified output of the filter; it can typically source 3 mA and sink 1 mA . Driving coaxial cables or resistive loads less than 20k will degrade the total harmonic distortion of the filter. When evaluating the device's distortion an output buffer is required. A noninverting buffer, Figure 4, can be used provided that its input common-mode range is well within the filter's output swing. Pin 6 is an intermediate filter output providing an unspecified 6th order lowpass filter. Pin 6 should not be loaded.


Figure 4. Buffer for Filter Output

## PIn fUnCTIONS

## External Connection Pins $(7,14)$

Pins 7 and 14 should be connected together. In a printed circuit board the connection should be done under the IC package through a short trace surrounded by the analog ground plane.

## Ratio Input Pin (10)

The DC level at this pin determines the ratio of the clock frequency to the cutoff frequency of the filter. Pin 10 at $V^{+}$ gives a $25: 1$ ratio and pin 10 at $\mathrm{V}^{-}$gives a $50: 1$ ratio. For single supply operation the ratio is $25: 1$ when pin 10 is at $\mathrm{V}^{+}$and $50: 1$ when pin 10 is at ground. When pin 10 is not tied to ground, it should be bypassed to analog ground with a $0.1 \mu \mathrm{~F}$ capacitor. If the DC level at pin 10 is switched mechanically or electrically at slew rates greater than $1 \mathrm{~V} / \mu \mathrm{s}$ while the device is operating, a 10 k resistor should be connected between pin 10 and the DC source.

## Clock Input Pin (11)

Any TTL or CMOS clock source with a square-wave output and $50 \%$ duty cycle ( $\pm 10 \%$ ) is an adequate clock source for the device. The power supply for the clock source should not be the filter's power supply. The analog ground for the filter should be connected to clock's ground at a single point only. Table 7 shows the clock's low and high level threshold values for a dual or single supply operation. A pulse generator can be used as a clock source provided the high level ON time is greater than $0.1 \mu \mathrm{~s}$. Sine waves are not recommended for clock input frequencies less than 100 kHz , since excessively slow clock rise or fall times generate internal clock jitter (maximum clock rise or fall time $\leq 1 \mu \mathrm{~s}$ ). The clock signal should be routed from the right side of the IC package and perpendicular to it to avoid coupling to any input or output analog signal path. A $200 \Omega$ resistor between clock source and pin 11 will slow down the rise and fall times of the clock to further reduce charge coupling (Figures 2 and 3 ).

Table 7. Clock Source High and Low Threshold Levels

| POWER SUPPLY | HIGH LEVEL | LOW LEVEL |
| :--- | :---: | :---: |
| Dual Supply $= \pm 7.5 \mathrm{~V}$ | $\geq 2.18 \mathrm{~V}$ | $\leq 0.5 \mathrm{~V}$ |
| Dual Supply $= \pm 5 \mathrm{~V}$ | $\geq 1.45 \mathrm{~V}$ | $\leq 0.5 \mathrm{~V}$ |
| Dual Supply $= \pm 2.5 \mathrm{~V}$ | $\geq 0.73 \mathrm{~V}$ | $\leq-2.0 \mathrm{~V}$ |
| Single Supply $=12 \mathrm{~V}$ | $\geq 7.80 \mathrm{~V}$ | $\leq 6.5 \mathrm{~V}$ |
| Single Supply $=5 \mathrm{~V}$ | $\geq 1.45 \mathrm{~V}$ | $\leq 0.5 \mathrm{~V}$ |

## APPLICATIONS INFORMATION

## Clock Feedthrough

Clock feedthrough is defined as the RMS value of the clock frequency and its harmonics that are present at the filter's output pin (9). The clock feedthrough is tested with the input pin (2) grounded and it depends on PC board layout and on the value of the power supplies. With proper layout techniques the values of the clock feedthrough are shown in Table 8.

Table 8. Clock Feedthrough

| $V_{S}$ | $\mathbf{2 5 : 1}$ | $\mathbf{5 0 : 1}$ |
| :--- | :---: | :---: |
| Single 5V | $100 \mu V_{\text {RMS }}$ | $100 \mu V_{\text {RMS }}$ |
| $\pm 5 \mathrm{~V}$ | $100 \mu V_{\text {RMS }}$ | $400 \mu V_{\text {RMS }}$ |
| $\pm 7.5 \mathrm{~V}$ | $120 \mu V_{\text {RMS }}$ | $1000 \mu V_{\text {RMS }}$ |

Note: The clock feedthrough at $25: 1$ is imbedded in the wideband noise of the filter. Clock waveform is a square wave.

Any parasitic switching transients during the rise and fall edges of the incoming clock are not part of the clock feedthrough specifications. Switching transients have frequency contents much higher than the applied clock; their amplitude strongly depends on scope probing techniques as well as grounding and power supply bypassing. The
clock feedthrough, if bothersome, can be greatly reduced by adding a simple R/C lowpass network at the output of the filter pin (9). This R/C will completely eliminate any switching transients.

## Wideband Noise

The wideband noise of the filter is the total RMS value of the device's noise spectral density and it is used to determine the operating signal-to-noise ratio. Most of its frequency contents lie within the filter passband and it cannot be reduced with post filtering. For instance, the LTC1264-7 wideband noise at $\pm 5 \mathrm{~V}$ supply is $160 \mu \mathrm{~V}_{\text {RMS }}$, $145 \mu \mathrm{~V}_{\text {RMS }}$ of which have frequency contents from DC up to the filter's cutoff frequency. The total wideband noise ( $\mu \mathrm{V}_{\mathrm{RMS}}$ ) is nearly independent of the value of the clock. The clock feedthrough specifications are not part of the wideband noise.

## Speed Limitations

To avoid op amp slew rate limiting at maximum clock frequencies, the signal amplitude should be kept below a specified level as shown in Table 9.

## APPLICATIONS INFORMATION

Table 9. Maximum $\mathrm{V}_{\mathrm{IN}}$ vs $\mathrm{V}_{\mathrm{S}}$ and Clock

| POWER SUPPLY | MAXIMUM f ${ }_{\text {CLK }}$ | MAXIMUM $\mathrm{V}_{\text {IN }}$ |
| :---: | :---: | :---: |
| $\pm 7.5 \mathrm{~V}$ | 5.0 MHz | $1.6 \mathrm{~V}_{\text {RMS }}\left(\mathrm{f}_{\mathrm{IN}} \geq 160 \mathrm{kHz}\right.$ ) |
|  | 4.5MHz | $2.0 \mathrm{~V}_{\text {RMS }}\left(\mathrm{f}_{\mathrm{IN}} \geq 160 \mathrm{kHz}\right.$ ) |
|  | 4.0MHz | $2.5 \mathrm{~V}_{\text {RMS }}\left(\mathrm{f}_{\mathrm{IN}} \geq 160 \mathrm{kHz}\right.$ ) |
|  | $\geq 3.5 \mathrm{MHz}$ | $1.6 \mathrm{~V}_{\text {RMS }}\left(\mathrm{f}_{\text {IN }} \geq 500 \mathrm{kHz}\right.$ ) |
| $\pm 5 \mathrm{~V}$ | 3.0 MHz | $1.6 \mathrm{~V}_{\text {RMS }}\left(\mathrm{f}_{\mathrm{IN}} \geq 100 \mathrm{kHz}\right.$ ) |
|  | $\geq 3.0 \mathrm{MHz}$ | $0.7 \mathrm{~V}_{\text {RMS }}\left(\mathrm{f}_{\mathrm{IN}} \geq 500 \mathrm{kHz}\right)$ |
| Single 5V | 2.0 MHz | $0.5 \mathrm{~V}_{\text {RMS }}\left(\mathrm{f}_{\mathrm{IN}} \geq 400 \mathrm{kHz}\right.$ ) |

## Transient Response



Figure 5


RISE TIME $\left(\mathrm{t}_{\mathrm{I}}\right)=\frac{0.36}{\mathrm{f} \text { CuTOFF }} \pm 5 \%$
SETTLING TIME ( (t) $)=\frac{2}{\text { (TT 1 } 1 \% \text { of OUTPUT) }}+5 \%$ CCUTOFF
 (TO 50\% OF OUTPUT)

## Aliasing

Aliasing is an inherent phenomenon of sampled data systems and it occurs when input frequencies close to the sampling frequency are applied. For the LTC1264-7 case at 50:1, an input signal whose frequency is in the range of $\mathrm{f}_{\text {CLK }} \pm 10 \%$, will be aliased back into the filter's passband. If, for instance, an LTC1264-7 operating with a 100 kHz clock and 2 kHz cutoff frequency receives a 95 kHz 10 mV input signal, a $5 \mathrm{kHz} 56 \mu \mathrm{~V}_{\text {RMS }}$ alias signal will appear at its output. When the LTC1264-7 operates with a clock-tocutoff frequency of 25:1, aliasing occurs at twice the clock frequency. Table 10 shows details.

Table 10. Aliasing (fclk $=100 \mathrm{kHz}$ )

| INPUT FREQUENCY $\begin{gathered} \left(V_{V_{N}}=1 V_{\text {RMS }},\right. \\ \left.f_{I N}=f_{\text {CLK }} \pm f_{\text {OUT }}\right) \\ (k H z) \end{gathered}$ | OUTPUT LEVEL (Relative to Input, $\mathrm{OdB}=1 \mathrm{~V}_{\mathrm{RMS}}$ ) (dB) | OUTPUT FREQUENCY <br> (Aliased Frequency $\begin{gathered} \mathrm{f}_{\text {OUT }}=\underset{(\mathrm{kHz})}{\left.\operatorname{ABS}\left[\mathrm{f}_{\mathrm{L}} \mathrm{~m} \pm \mathrm{f}_{\mathrm{IN}}\right]\right)} . \\ \hline \end{gathered}$ |
| :---: | :---: | :---: |
| 25:1, $\mathrm{f}_{\text {CUTOFF }}=4 \mathrm{kHz}$ |  |  |
| 175 (or 225) | -76 | 25 |
| 180 (or 220) | -69 | 20 |
| 185 (or 215) | -62 | 15 |
| 190 (or 210) | -43 | 10 |
| 195 (or 205) | -7 | 5 |
| 50:1, f futoff $=2 \mathrm{kHz}$ |  |  |
| 75 (or 125) | -96 | 25 |
| 80 (or 120) | -90 | 20 |
| 85 (or 115) | -82 | 15 |
| 90 (or 110) | -72 | 10 |
| 95 (or 105) | -45 | 5 |
| 99 (or 101) | 0 | 1 |

Table 11. Transient Response of LTC Lowpass Filters

| LOWPASS FILTER | DELAY <br> TIME $^{*}$ <br> (SEC) | RISE <br> TIME $^{* *}$ <br> (SEC) | SETTLING <br> TIME $^{* * *}$ <br> (SEC) | OVER- <br> SHOOT <br> $(\%)$ |
| :--- | :---: | :---: | :---: | :---: |
| LTC1064-3 Bessel | $0.50 / f_{C}$ | $0.34 / f_{C}$ | $0.80 / f_{C}$ | 0.5 |
| LTC1164-5 Bessel | $0.43 / f_{C}$ | $0.34 / f_{C}$ | $0.85 / \mathrm{f}_{\mathrm{C}}$ | 0 |
| LTC1164-6 Bessel | $0.43 / \mathrm{f}_{\mathrm{C}}$ | $0.34 / \mathrm{f}_{\mathrm{C}}$ | $1.15 / \mathrm{f}_{\mathrm{C}}$ | 1 |
| LTC1264-7 Linear Phase | $1.15 / \mathrm{f}_{\mathrm{C}}$ | $0.36 / \mathrm{f}_{\mathrm{C}}$ | $2.05 / \mathrm{f}_{\mathrm{C}}$ | 5 |
| LTC1164-7 Linear Phase | $1.20 / \mathrm{f}_{\mathrm{C}}$ | $0.39 / \mathrm{f}_{\mathrm{C}}$ | $2.20 / \mathrm{f}_{\mathrm{C}}$ | 5 |
| LTC1064-7 Linear Phase | $1.20 / \mathrm{f}_{\mathrm{C}}$ | $0.39 / \mathrm{f}_{\mathrm{C}}$ | $2.20 / \mathrm{f}_{\mathrm{C}}$ | 5 |
| LTC1164-5 Butterworth | $0.80 / \mathrm{f}_{\mathrm{C}}$ | $0.48 / \mathrm{f}_{\mathrm{C}}$ | $2.40 / \mathrm{f}_{\mathrm{C}}$ | 11 |
| LTC1164-6 Elliptic | $0.85 / \mathrm{f}_{\mathrm{C}}$ | $0.54 / \mathrm{f}_{\mathrm{C}}$ | $4.30 / \mathrm{f}_{\mathrm{C}}$ | 18 |
| LTC1064-4 Elliptic | $0.90 / \mathrm{f}_{\mathrm{C}}$ | $0.54 / \mathrm{f}_{\mathrm{C}}$ | $4.50 / \mathrm{f}_{\mathrm{C}}$ | 20 |
| LTC1064-1 Elliptic | $0.85 / \mathrm{f}_{\mathrm{C}}$ | $0.54 / \mathrm{f}_{\mathrm{C}}$ | $6.50 / \mathrm{f}_{\mathrm{C}}$ | 20 |

Figure 6

## PACKAGE DESCRIPTION

J Package
14-Lead CERDIP (Narrow . 300 Inch, Hermetic)
(Reference LTC DWG \# 05-08-1110)


OBSOLETE PACKAGE

## PACKAGE DESCRIPTION

## N Package

14-Lead PDIP (Narrow . 300 Inch)
(Reference LTC DWG \# 05-08-1510)


NOTE
INCHES

1. DIMENSIONS ARE $\overline{\text { MILLIMETERS }}$
*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH ( 0.254 MM )

TYPICAL APPLICATION
SW Package
16-Lead Plastic Small Outline (Wide . 300 Inch)
(Reference LTC DWG \# 05-08-1620)


## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :--- | :--- | :--- |
| LTC1569-6 | Linear Phase, DC Accurate, 10th Order Lowpass Filter | Internal Resistor Set Clock, $\mathrm{F}_{\mathrm{C}}<64 \mathrm{kHz}$ |
| LTC1569-7 | Linear Phase, DC Accurate, 10th Order Lowpass Filter | Internal Resistor Set Clock, $\mathrm{F}_{\mathrm{C}}<300 \mathrm{kHz}$ |
|  |  |  |
|  |  |  |

