

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









## LTC2157-12/ LTC2156-12/LTC2155-12

## Dual 12-Bit 250Msps/ 210Msps/170Msps ADCs

## **FEATURES**

- 68.5dB SNR
- 90dB SFDR
- Low Power: 628mW/592mW/545mW Total
- Single 1.8V Supply
- DDR LVDS Outputs
- Easy-to-Drive 1.5V<sub>P-P</sub> Input Range
- 1.25GHz Full-Power Bandwidth S/H
- Optional Clock Duty Cycle Stabilizer
- Low Power Sleep and Nap Modes
- Serial SPI Port for Configuration
- Pin Compatible 14-Bit Versions
- 64-Lead (9mm × 9mm) QFN Package

## **APPLICATIONS**

- Communications
- Cellular Basestations
- Software Defined Radios
- Medical Imaging
- High Definition Video
- Testing and Measurement Instruments

## DESCRIPTION

The LTC®2157-12/LTC2156-12/LTC2155-12 are a family of dual 250Msps/210Msps/170Msps 12-bit A/D converters designed for digitizing high frequency, wide dynamic range signals. They are perfect for demanding communications applications with AC performance that includes 68.5dB SNR and 90dB spurious free dynamic range (SFDR). The 1.25GHz input bandwidth allows the ADC to achieve high undersampling ratio with very low attenuation. The latency is only six clock cycles.


DC specs include  $\pm 0.26$ LSB INL (typ),  $\pm 0.16$ LSB DNL (typ) and no missing codes over temperature. The transition noise is 0.54LSB<sub>RMS</sub>.

The digital outputs are double data rate (DDR) LVDS.

The ENC<sup>+</sup> and ENC<sup>-</sup> inputs can be driven differentially with a sine wave, PECL, LVDS, TTL, or CMOS inputs. An optional clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.

T, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## TYPICAL APPLICATION




LTC2157-12: 32K Points 2-Tone FFT.  $f_{IN} = 71MHZ$  and 69MHz, 250MspsO -20 AMPLITUDE (dBFS) -40 -60 -80 -100 -120 40 60 80 100 120 FREQUENCY (MHz) 21576512 G11

## **ABSOLUTE MAXIMUM RATINGS**

(Notes 1, 2)

Supply Voltage V <sub>DD</sub> , OV <sub>DD</sub>
Analog Input Voltage
$A_{INA/B}^+$ , $A_{INA/B}^-$ , PAR/ $\overline{SER}$ ,
SENSE (Note 3) $-0.3V$ to $(V_{DD} + 0.2V)$
Digital Input Voltage
$ENC^+$ , $ENC^-$ (Note 3)0.3V to $(V_{DD} + 0.3V)$
CS, SDI, SCK (Note 4)0.3V to 3.9V
SDO (Note 4)0.3V to 3.9V
Digital Output Voltage $-0.3V$ to $(0V_{DD} + 0.3V)$
Operating Temperature Range
LTC2157C, LTC2156C, LTC2155C0°C to 70°C
LTC2157I, LTC2156I, LTC2155I40°C to 85°C
Storage Temperature Range65°C to 150°C

## PIN CONFIGURATION



## ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC2157CUP-12#PBF	LTC2157CUP-12#TRPBF	LTC2157UP-12	64-Lead (9mm × 9mm) Plastic QFN	0°C to 70°C
LTC2157IUP-12#PBF	LTC2157IUP-12#TRPBF	LTC2157UP-12	64-Lead (9mm × 9mm) Plastic QFN	-40°C to 85°C
LTC2156CUP-12#PBF	LTC2156CUP-12#TRPBF	LTC2156UP-12	64-Lead (9mm × 9mm) Plastic QFN	0°C to 70°C
LTC2156IUP-12#PBF	LTC2156IUP-12#TRPBF	LTC2156UP-12	64-Lead (9mm × 9mm) Plastic QFN	-40°C to 85°C
LTC2155CUP-12#PBF	LTC2155CUP-12#TRPBF	LTC2155UP-12	64-Lead (9mm × 9mm) Plastic QFN	0°C to 70°C
LTC2155IUP-12#PBF	LTC2155IUP-12#TRPBF	LTC2155UP-12	64-Lead (9mm × 9mm) Plastic QFN	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



# **CONVERTER CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25 \, ^{\circ}\text{C}$ . (Note 5)

			LTC2157-12			Ľ	TC2156-1	2	Lī	2		
PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Resolution (No Missing Codes)		•	12			12			12			Bits
Integral Linearity Error	Differential Analog Input (Note 6)	•	-2.3	±0.26	2.3	-2.2	±0.30	2.2	-1.9	±0.30	1.9	LSB
Differential Linearity Error	Differential Analog Input	•	-0.6	±0.16	0.8	-0.6	±0.16	0.6	-0.6	±0.16	0.6	LSB
Offset Error	(Note 7)	•	-13	±5	13	-13	±5	13	-13	±5	13	mV
Gain Error	External Reference	•	-4	±1	2.2	-4	±1	2.2	-4	±1	2.2	%FS
Offset Drift				±20			±20			±20		μV/°C
Full-Scale Drift	Internal Reference External Reference			±30 ±10			±30 ±10			±30 ±10		ppm/°C ppm/°C
Transition Noise				0.54			0.54			0.54		LSB <sub>RMS</sub>

# **ANALOG INPUT** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25$ °C. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$V_{IN}$	Analog Input Range (A <sub>IN</sub> <sup>+</sup> – A <sub>IN</sub> <sup>-</sup> )	1.7V < V <sub>DD</sub> < 1.9V	•		1.5		V <sub>P-P</sub>
V <sub>IN(CM)</sub>	Analog Input Common Mode $(A_{IN}^+ + A_{IN}^-)/2$	Differential Analog Input (Note 8)	•	V <sub>CM</sub> – 20mV	V <sub>CM</sub>	V <sub>CM</sub> + 20mV	V
V <sub>SENSE</sub>	External Voltage Reference Applied to SENSE	External Reference Mode	•	1.200	1.250	1.300	V
I <sub>IN1</sub>	Analog Input Leakage Current	0 < A <sub>IN</sub> <sup>+</sup> , A <sub>IN</sub> <sup>-</sup> < V <sub>DD</sub> , No Encode	•	-1		1	μА
I <sub>IN2</sub>	PAR/SER Input Leakage Current	0 < PAR/SER < V <sub>DD</sub>	•	-1		1	μА
I <sub>IN3</sub>	SENSE Input Leakage Current	1.2V < SENSE < 1.3V	•	-1		1	μА
t <sub>AP</sub>	Sample-and-Hold Acquisition Delay Time				1		ns
t <sub>JITTER</sub>	Sample-and-Hold Acquisition Delay Jitter				0.15		ps <sub>RMS</sub>
CMRR	Analog Input Common Mode Rejection Ratio				75		dB
BW-3B	Full-Power Bandwidth				1250		MHz

# **DYNAMIC ACCURACY** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $A_{IN} = -1 dBFS$ . (Note 5)

				Ľ	C2157-	12	Lī	C2156-	12	LT	C2155-	12	
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
SNR	Signal-to-Noise Ratio	15MHz Input 70MHz Input 140MHz Input	•	66.9	68.5 68.4 68.0		67.3	68.5 68.3 67.9		67.4	68.5 68.3 67.8		dBFS dBFS dBFS
SFDR	Spurious Free Dynamic Range 2nd or 3rd Harmonic	15MHz Input 70MHz Input 140MHz Input	•	71	90.6 88 80		74	90.1 89 81		75	90 88 80		dBFS dBFS dBFS
	Spurious Free Dynamic Range 4th Harmonic or Higher	15MHz Input 70MHz Input 140MHz Input	•	81	98 95 85		82	98 95 87		83	98 95 88		dBFS dBFS dBFS
S/(N+D)	Signal-to-Noise Plus Distortion Ratio	15MHz Input 70MHz Input 140MHz Input	•	66.1	68.4 68.3 67.7		66.7	68.4 68.3 67.7		66.8	68.4 68.3 67.7		dBFS dBFS dBFS
Crosstalk	Crosstalk Between Channels	Up to 315MHz Input			-95			-95			-95		dB



# **INTERNAL REFERENCE CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 5)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>CM</sub> Output Voltage	I <sub>OUT</sub> = 0	0.435 • V <sub>DD</sub> – 18mV	0.435 • V <sub>DD</sub>	0.435 • V <sub>DD</sub> + 18mV	V
V <sub>CM</sub> Output Temperature Drift			±37		ppm/°C
V <sub>CM</sub> Output Resistance	-1mA < I <sub>OUT</sub> < 1mA		4		Ω
V <sub>REF</sub> Output Voltage	I <sub>OUT</sub> = 0	1.225	1.250	1.275	V
V <sub>REF</sub> Output Temperature Drift			±30		ppm/°C
V <sub>REF</sub> Output Resistance	-400μA < I <sub>OUT</sub> < 1mA		7		Ω
V <sub>REF</sub> Line Regulation	1.7V < V <sub>DD</sub> < 1.9V		0.6		mV/V

# **POWER REQUIREMENTS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 5)

				Ľ	Г <b>С</b> 2157-	12	LT	C2156-	12	LT	C2155-1	12	
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
$V_{DD}$	Analog Supply Voltage	(Note 9)	•	1.7	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	V
OV <sub>DD</sub>	Output Supply Voltage	(Note 9)	•	1.7	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	V
I <sub>VDD</sub>	Analog Supply Current		•		309	345		291	320		266	295	mA
I <sub>OVDD</sub>	Digital Supply Current	1.75mA LVDS Mode 3.5mA LVDS Mode	•		40 68	46 76		38 66	45 75		37 65	42 74	mA mA
P <sub>DISS</sub>	Power Dissipation	1.75mA LVDS Mode 3.5mA LVDS Mode	•		628 679	704 758		592 643	657 711		545 596	607 665	mW mW
P <sub>SLEEP</sub>	Sleep Mode Power	Clock Disabled Clocked at f <sub>S(MAX)</sub>			<5 <5			<5 <5			<5 <5		mW mW
P <sub>NAP</sub>	Nap Mode Power	Clocked at f <sub>S(MAX)</sub>			181			168			154		mW

## **DIGITAL INPUTS AND OUTPUTS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
ENCODE	NPUTS (ENC+, ENC <sup>-</sup> )						
V <sub>ID</sub>	Differential Input Voltage	(Note 8)	•	0.2			V
V <sub>ICM</sub>	Common Mode Input Voltage	Internally Set Externally Set (Note 8)	•	1.1	1.2	1.5	V
R <sub>IN</sub>	Input Resistance	(See Figure 2)			10		kΩ
C <sub>IN</sub>	Input Capacitance	(Note 8)			2		pF
DIGITAL I	NPUTS (CS, SDI, SCK)						
V <sub>IH</sub>	High Level Input Voltage	V <sub>DD</sub> = 1.8V	•	1.3			V
V <sub>IL</sub>	Low Level Input Voltage	V <sub>DD</sub> = 1.8V	•			0.6	V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = 0V to 3.6V	•	-10		10	μА
C <sub>IN</sub>	Input Capacitance	(Note 8)			3		pF
SDO OUT	PUT (Open-Drain Output. Requires 2k Pull	-Up Resistor if SDO Is Used)					
R <sub>OL</sub>	Logic Low Output Resistance to GND	V <sub>DD</sub> = 1.8V, SD0 = 0V			200		Ω
I <sub>OH</sub>	Logic High Output Leakage Current	SD0 = 0V to 3.6V	•	-10		10	μА
C <sub>OUT</sub>	Output Capacitance	(Note 8)			4		pF



## DIGITAL INPUTS AND OUTPUTS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25$ °C. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
DIGITAL	DATA OUTPUTS						
$V_{OD}$	Differential Output Voltage	100 $\Omega$ Differential Load, 3.5mA Mode 100 $\Omega$ Differential Load, 1.75mA Mode	•	247 125	350 175	454 250	mV mV
V <sub>OS</sub>	Common Mode Output Voltage	100Ω Differential Load, 3.5mA Mode 100Ω Differential Load, 1.75mA Mode	•	1.125 1.125	1.250 1.250	1.375 1.375	V
R <sub>TERM</sub>	On-Chip Termination Resistance	Termination Enabled, OV <sub>DD</sub> = 1.8V			100		Ω

#### TIMING CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25$ °C. (Note 5)

				Lī	LTC2157-12		LTC2156-12			LTC2155-12			
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
f <sub>S</sub>	Sampling Frequency	(Note 9)	•	10		250	10		210	10		170	MHz
tL	ENC Low Time (Note 8)	Duty Cycle Stabilizer Off	•	1.9	2	50	2.26	2.38	50	2.79	2.94	50	ns
		Duty Cycle Stabilizer On		1.5	2	50	1.5	2.38	50	1.5	2.94	50	ns
t <sub>H</sub>	ENC High Time (Note 8)	Duty Cycle Stabilizer Off	•	1.9	2	50	2.26	2.38	50	2.79	2.94	50	ns
		Duty Cycle Stabilizer On	•	1.5	2	50	1.5	2.38	50	1.5	2.94	50	ns

#### **DIGITAL DATA OUTPUTS**

SDI Hold Time

SCK Falling to SDO Valid

 $t_{DH}$ 

 $t_{DO}$ 

					LTC215X-12		
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$\overline{t_D}$	ENC to Data Delay	C <sub>L</sub> = 5pF (Note 8)	•	1.7	2	2.3	ns
t <sub>C</sub>	ENC to CLKOUT Delay	C <sub>L</sub> = 5pF (Note 8)	•	1.3	1.6	2	ns
t <sub>SKEW</sub>	DATA to CLKOUT Skew	$t_D - t_C$ (Note 8)	•	0.3	0.4	0.55	ns
	Pipeline Latency			6		6	Cycles
SPI Port	Timing (Note 8)						
t <sub>SCK</sub>	SCK Period	Write Mode Readback Mode C <sub>SDO</sub> = 20pF, R <sub>PULLUP</sub> = 2k	•	40 250			ns ns
t <sub>S</sub>	CS to SCK Set-Up Time		•	5			ns
t <sub>H</sub>	SCK to CS Hold Time		•	5			ns
$\overline{t_{DS}}$	SDI Set-Up Time		•	5			ns

Readback Mode, C<sub>SDO</sub> = 20pF, R<sub>PULLUP</sub> = 2k

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to GND with GND and OGND shorted (unless otherwise noted).

Note 3: When these pin voltages are taken below GND or above V<sub>DD</sub>, they will be clamped by internal diodes. This product can handle input currents of greater than 100mA below GND or above V<sub>DD</sub> without latchup.

Note 4: When these pin voltages are taken below GND they will be clamped by internal diodes. When these pin voltages are taken above VDD they will not be clamped by internal diodes. This product can handle input currents of greater than 100mA below GND without latchup.

**Note 5:**  $V_{DD} = OV_{DD} = 1.8V$ ,  $f_{SAMPLE} = 250MHz$  (LTC2157), 210MHz (LTC2156), or 170MHz (LTC2155), differential ENC+/ENC $^-$  = 2V<sub>P-P</sub> sine wave, input range =  $1.5V_{P-P}$  with differential drive, unless otherwise noted.

5

Note 6: Integral nonlinearity is defined as the deviation of a code from a best fit straight line to the transfer curve. The deviation is measured from the center of the quantization band.

**Note 7:** Offset error is the offset voltage measured from -0.5LSB when the output code flickers between 0000 0000 0000 and 1111 1111 1111 in 2's complement output mode.

Note 8: Guaranteed by design, not subject to test.

Note 9: Recommended operating conditions.


ns

ns

125


## TIMING DIAGRAMS

#### Double-Data Rate Output Timing, All Outputs Are Differential LVDS




## TIMING DIAGRAMS


#### **SPI Port Timing (Readback Mode)**





#### **SPI Port Timing (Write Mode)**









































LTC2157-12: 32K Point 2-Tone


LTC2157-12: **Shorted Input Histogram** 20000 18000 16000 14000 12000 10000 8000 6000 4000 2000 0 L 2048 2056 2052 **OUTPUT CODE** 


21576512 G12














21576512fb


 $\overline{\cap}$ 





21576512 G24





60

80

100


21576512 G23




21576512fb

4095

21576512 G20









LTC2156-12: 32K Point FFT,  $f_{IN} = 567MHz, -1dBFS, 210Msps$ -20 AMPLITUDE (dBFS) -40 -60 -80 -100 -120 0 20 40 60 80 100 FREQUENCY (MHz)

LTC2156-12: 32K Point FFT,




LTC2156-12: 32K Point 2-Tone FFT, f<sub>IN</sub> = 70.0MHz and 69.0MHz, 210Msps




LTC2156-12: Shorted Input Histogram


21576512 G30




LTC2156-12: I<sub>OVDD</sub> vs Sample Rate, 15MHz Sine Wave Input, -1dBFS





LTC2156-12: I<sub>VDD</sub> vs Sample Rate,




LTC2156-12: SFDR vs Input Level,  $f_{IN} = 70MHz$ , 1.5V Range, 210Msps










LTC2156-12: SFDR vs Input





LTC2156-12: SNR vs Input






































LTC2155-12: 32K Point 2-Tone FFT, f<sub>IN</sub> = 70.0MHz and 69.0MHz, 170Msps









LTC2155-12: I<sub>VDD</sub> vs Sample Rate, 15MHz Sine Wave Input, -1dBFS




LTC2155-12: SFDR vs Input Frequency, -1dBFS, 1.5V Range, 170Msps




LTC2155-12: SFDR vs Input Level, f<sub>IN</sub> = 70MHz, 1.5V Range, 170Msps




LTC2155-12: SNR vs Input Frequency, -1dBFS, 1.5V Range, 170Msps



LTC2155-12: SNR vs Input Level, f<sub>IN</sub> = 70MHz, 1.5V Range, 170Msps



LTC2155-12: Frequency Response



## PIN FUNCTIONS

**V<sub>DD</sub>** (**Pins 1, 2, 15, 16, 17, 64**): 1.8V Analog Power Supply. Bypass to ground with 0.1µF ceramic capacitors. Pins 1, 2, 64 can share a bypass capacitor. Pins 15, 16, 17 can share a bypass capacitor.

**GND** (Pins 3, 6, 9, 11, 14, 18, 21, 58, Exposed Pad Pin 65): ADC Power Ground. The exposed pad must be soldered to the PCB ground.

**A<sub>INA</sub><sup>+</sup> (Pin 4):** Positive Differential Analog Input for Channel A.

**A<sub>INA</sub>** (**Pin 5**): Negative Differential Analog Input for Channel A.

**SENSE (Pin 7):** Reference Programming Pin. Connecting SENSE to  $V_{DD}$  selects the internal reference and a  $\pm 0.75V$  input range. An external reference between 1.2V and 1.3V applied to SENSE selects an input range of  $\pm 0.6 \times V_{SENSE}$ .

**V**<sub>REF</sub> (**Pin 8**): Reference Voltage Output. Bypass to ground with a 2.2µF ceramic capacitor. Nominally 1.25V.

 $V_{CM}$  (Pin 10): Common Mode Bias Output; nominally equal to 0.435 •  $V_{DD}$ .  $V_{CM}$  should be used to bias the common mode of the analog inputs. Bypass to ground with a 0.1 $\mu$ F ceramic capacitor.

**A<sub>INB</sub>** (**Pin 12**): Negative Differential Analog Input for Channel B.

**A<sub>INB</sub>**<sup>+</sup> (**Pin 13**): Positive Differential Analog Input for Channel B.

**ENC+** (Pin 19): Encode Input. Conversion starts on the rising edge.

**ENC**<sup>-</sup> (**Pin 20**): Encode Complement Input. Conversion starts on the falling edge.

NC (Pins 24, 25, 42, 43): Not Connected.

OGND (Pins 33, 48): Output Driver Ground.

 $OV_{DD}$  (Pins 32, 49): 1.8V Output Driver Supply. Bypass each pin to ground with separate  $0.1\mu F$  ceramic capacitors.

**SDO** (Pin 59): Serial Interface Data Output. In serial programming mode, (PAR/SER = 0V), SDO is the optional serial interface data output. Data on SDO is read back from the mode control registers and can be latched on the falling edge of SCK. SDO is an open-drain N-channel MOSFET output that requires an external 2k pull-up resistor from 1.8V to 3.3V. If readback from the mode control registers is not needed, the pull-up resistor is not necessary and SDO can be left unconnected.

**SDI (Pin 60):** Serial Interface Data Input. In serial programming mode, (PAR/ $\overline{SER}$  = 0V), SDI is the serial interface data input. Data on SDI is clocked into the mode control registers on the rising edge of SCK. In the parallel programming mode (PAR/ $\overline{SER}$  = V<sub>DD</sub>), SDI selects 3.5mA or 1.75mA LVDS output current (see Table 2). SDI can be driven with 1.8V to 3.3V logic.

**SCK (Pin 61):** Serial Interface Clock Input. In serial programming mode, (PAR/ $\overline{SER}$  = 0V), SCK is the serial interface clock input. In the parallel programming mode (PAR/ $\overline{SER}$  = V<sub>DD</sub>), SCK can be used to place the part in the low power sleep mode (see Table 2). SCK can be driven with 1.8V to 3.3V logic.

 $\overline{\text{CS}}$  (Pin 62): Serial Interface Chip Select Input. In serial programming mode, (PAR/ $\overline{\text{SER}}$  = 0V),  $\overline{\text{CS}}$  is the serial interface chip select input. When  $\overline{\text{CS}}$  is low, SCK is enabled for shifting data on SDI into the mode control registers. In the parallel programming mode (PAR/ $\overline{\text{SER}}$  = V<sub>DD</sub>),  $\overline{\text{CS}}$  controls the clock duty cycle stabilizer (see Table 2).  $\overline{\text{CS}}$  can be driven with 1.8V to 3.3V logic.

**PAR/SER** (**Pin 63**): Programming Mode Selection Pin. Connect to ground to enable the serial programming mode where  $\overline{CS}$ , SCK, SDI, SDO become a serial interface that control the A/D operating modes. Connect to  $V_{DD}$  to enable the parallel programming mode where  $\overline{CS}$ , SCK, SDI become parallel logic inputs that control a reduced set of the A/D operating modes. PAR/SER should be connected directly to ground or the  $V_{DD}$  of the part and not be driven by a logic signal.



## PIN FUNCTIONS

#### **LVDS Outputs**

The following pins are differential LVDS outputs. The output current level is programmable. There is an optional internal  $100\Omega$  termination resistor between the pins of each LVDS output pair.

**OF-/OF+** (Pins 22/23): Over/Underflow Digital Output. OF+ is high when an overflow or underflow has occurred. The overflows for channel A and channel B are multiplexed together.

 ${\rm D_{B0}}_{-1}^{-}/{\rm D_{B0}}_{-1}^{+}~to~{\rm D_{B10}}_{-11}^{-}/{\rm D_{B10}}_{-11}^{+}~(Pins~26/27,~28/29,$ 30/31, 34/35, 36/37, 38/39): Channel B Double-Data Rate Digital Outputs. Two data bits are multiplexed onto each differential output pair. The even data bits (DB0, DB2, DB4, DB6, DB8, DB10) appear when CLKOUT+ is low. The odd data bits (DB1, DB3, DB5, DB7, DB9, DB11) appear when CLKOUT+ is high.

CLKOUT - (CLKOUT+ (Pins 40/41): Data Output Clock. The digital outputs normally transition at the same time as the falling and rising edges of CLKOUT<sup>+</sup>. The phase of CLKOUT+ can also be delayed relative to the digital outputs by programming the mode control registers.

 ${\rm D_{A0}}_{-1}^{-}/{\rm D_{A0}}_{-1}^{+}~to~{\rm D_{A10}}_{-11}^{-}/{\rm D_{A10}}_{-11}^{+}~(Pins~44/45,~46/47,$ 50/51, 52/53, 54/55, 56/57): Channel A Double-Data Rate Digital Outputs. Two data bits are multiplexed onto each differential output pair. The even data bits (DAO, DA2, DA4, DA6, DA8, DA10) appear when CLKOUT+ is low. The odd data bits (DA1, DA3, DA5, DA7, DA9, DA11) appear when CLKOUT+ is high.

### FUNCTIONAL BLOCK DIAGRAM




Figure 1. Functional Block Diagram

#### **CONVERTER OPERATION**

The LTC2157-12/LTC2156-12/LTC2155-12 are two-channel, 12-bit 250Msps/210Msps/170Msps A/D converters that are powered by a single 1.8V supply. The analog inputs must be driven differentially. The encode inputs should be driven differentially for optimal performance. The digital outputs are double-data rate LVDS. Additional features can be chosen by programming the mode control registers through a serial SPI port.

#### ANALOG INPUT

The analog inputs are differential CMOS sample-and-hold circuits (Figure 2). The inputs must be driven differentially around a common mode voltage set by the  $V_{CM}$  output pin, which is nominally 0.435 •  $V_{DD}$ . For the 1.5V input range, the inputs should swing from  $V_{CM}-0.375V$  to  $V_{CM}+0.375V$ . There should be 180° phase difference between the inputs.

The two channels are simultaneously sampled by a shared encode circuit.




Figure 2. Equivalent Input Circuit. Only One of Two Analog Channels Is Shown

#### INPUT DRIVE CIRCUITS

### **Input Filtering**

If possible, there should be an RC lowpass filter right at the analog inputs. This lowpass filter isolates the drive circuitry from the A/D sample-and-hold switching, and also limits wide band noise from the drive circuitry. Figure 3 shows an example of an input RC filter. The RC component values should be chosen based on the application's specific input frequency.

#### **Transformer-Coupled Circuits**

Figure 3 shows the analog input being driven by an RF transformer with the common mode supplied through a pair of resistors via the  $V_{CM}$  pin.

At higher input frequencies a transmission line balun transformer (Figures 4 and 5) has better balance, resulting in lower A/D distortion.




Figure 3. Analog Input Circuit Using a Transformer. Recommended for Input Frequencies from 5MHz to 70MHz




Figure 4. Recommended Front-End Circuit for Input Frequencies from 15MHz to 150MHz






Figure 5. Recommended Front-End Circuit for Input Frequencies from 150MHz Up to 900MHz

#### **Amplifier Circuits**

Figure 6 shows the analog input being driven by a high speed differential amplifier. The output of the amplifier is AC coupled to the A/D so the amplifier's output common mode voltage can be optimally set to minimize distortion.

At very high frequencies an RF gain block will often have lower distortion than a differential amplifier. If the gain block is single-ended, then a transformer circuit (Figures 3 and 5) should convert the signal to differential before driving the A/D. The A/D cannot be driven single ended.

#### Reference

The LTC2157-12/LTC2156-12/LTC2155-12 has an internal 1.25V voltage reference. For a 1.5V input range with internal reference, connect SENSE to  $V_{DD}$ . For a 1.5V input range with an external reference, apply a 1.25V reference voltage to SENSE (Figure 7).

#### **Encode Input**

The signal quality of the encode inputs strongly affects the A/D noise performance. The encode inputs should be treated as analog signals—do not route them next to digital traces on the circuit board.

The encode inputs are internally biased to 1.2V through 10k equivalent resistance (Figure 8). If the common mode of the driver is within 1.1V to 1.5V, it is possible to drive




Figure 6. Front-End Circuit Using a High Speed Differential Amplifier




Figure 7. Reference Circuit




Figure 8. Equivalent Encode Input Circuit

the encode inputs directly. Otherwise a transformer or coupling capacitors are needed (Figures 9 and 10). The maximum (peak) voltage of the input signal should never exceed  $V_{DD}$  +0.1V or go below -0.1V.






Figure 9. Sinusoidal Encode Drive




Figure 10. PECL or LVDS Encode Drive

#### **Clock Duty Cycle Stabilizer**

For good performance the encode signal should have a 50% ( $\pm5\%$ ) duty cycle. If the optional clock duty cycle stabilizer circuit is enabled, the encode duty cycle can vary from 30% to 70% and the duty cycle stabilizer will maintain a constant 50% internal duty cycle. The duty cycle stabilizer is enabled via SPI Register A2 (see Table 3) or by  $\overline{\text{CS}}$  in parallel programming mode.

For applications where the sample rate needs to be changed quickly, the clock duty cycle stabilizer can be disabled. In this case care should be taken to make the clock a 50% ( $\pm 5\%$ ) duty cycle.

#### DIGITAL OUTPUTS

The digital outputs are double-data rate LVDS signals. Two data bits are multiplexed and output on each differential output pair. There are six LVDS output pairs for channel A (DAO\_1+/DAO\_1- through DA1O\_11-/DA1O\_11+) and six pairs for channel B (DBO\_1+/DBO\_1- through DB1O\_11-/DB1O\_11+). Overflow (OF+/OF-) and the data output clock (CLKOUT+/CLKOUT-) each have an LVDS output pair. Note that overflow for both channels is multiplexed onto the OF+/OF- output pair.



By default the outputs are standard LVDS levels: 3.5mA output current and a 1.25V output common mode voltage. An external  $100\Omega$  differential termination resistor is required for each LVDS output pair. The termination resistors should be located as close as possible to the LVDS receiver.

The outputs are powered by  $OV_{DD}$  and OGND which are isolated from the A/D core power and ground.

#### **Programmable LVDS Output Current**

The default output driver current is 3.5mA. This current can be adjusted by serially programming mode control register A3 (see Table 3). Available current levels are 1.75mA, 2.1mA, 2.5mA, 3mA, 3.5mA, 4mA and 4.5mA.

#### **Optional LVDS Driver Internal Termination**

In most cases, using just an external  $100\Omega$  termination resistor will give excellent LVDS signal integrity. In addition, an optional internal  $100\Omega$  termination resistor can be enabled by serially programming mode control register A3. The internal termination helps absorb any reflections caused by imperfect termination at the receiver. When the internal termination is enabled, the output driver current is doubled to maintain the same output voltage swing.

#### **Overflow Bit**

The overflow output bit (OF) outputs a logic high when the analog input is either overranged or underranged. The overflow bit has the same pipeline latency as the data bits. The OF output is double-data rate; when CLKOUT<sup>+</sup> is low, channel A's overflow is available; when CLKOUT<sup>+</sup> is high, channel B's overflow is available.

#### **Phase Shifting the Output Clock**

To allow adequate set-up and hold time when latching the output data, the CLKOUT<sup>+</sup> signal may need to be phase shifted relative to the data output bits. Most FPGAs have this feature; this is generally the best place to adjust the timing.

Alternatively, the ADC can also phase shift the CLKOUT<sup>+</sup>/ CLKOUT<sup>-</sup> signals by serially programming mode control register A2. The output clock can be shifted by 0°, 45°, 90°, or 135°. To use the phase shifting feature the clock duty cycle stabilizer must be turned on. Another control register bit can invert the polarity of CLKOUT<sup>+</sup> and CLKOUT<sup>-</sup>, independently of the phase shift. The combination of these two features enables phase shifts of 45° up to 315° (Figure 11).




Figure 11. Phase Shifting CLKOUT



#### **DATA FORMAT**

Table 1 shows the relationship between the analog input voltage, the digital data output bits and the overflow bit. By default the output data format is offset binary. The 2's complement format can be selected by serially programming mode control register A4.

Table 1. Output Codes vs Input Voltage

A <sub>IN</sub> <sup>+</sup> – A <sub>IN</sub> <sup>-</sup>	0.5	D11-D0	D11-D0
(1.5V Range)	0F	(OFFSET BINARY)	(2's COMPLEMENT)
>0.75 V	1	1111 1111 1111	0111 1111 1111
+0.75V	0	1111 1111 1111	0111 1111 1111
+0.7496337V	0	1111 1111 1110	0111 1111 1110
+0.0003662V	0	1000 0000 0001	0000 0000 0001
+0.000000V	0	1000 0000 0000	0000 0000 0000
-0.0003662V	0	0111 1111 1111	1111 1111 1111
-0.0007324V	0	0111 1111 1110	1111 1111 1110
-0.74963378V	0	0000 0000 0001	1000 0000 0001
-0.75V	0	0000 0000 0000	1000 0000 0000
<-0.75V	1	0000 0000 0000	1000 0000 0000

#### **Digital Output Randomizer**

Interference from the A/D digital outputs is sometimes unavoidable. Digital interference may be from capacitive or inductive coupling or coupling through the ground plane. Even a tiny coupling factor can cause unwanted tones in the ADC output spectrum. By randomizing the digital output before it is transmitted off chip, these unwanted tones can be randomized which reduces the unwanted tone amplitude.

The digital output is randomized by applying an exclusive-OR logic operation between the LSB and all other data output bits. To decode, the reverse operation is applied—an exclusive-OR operation is applied between the LSB and all other bits. The LSB, OF and CLKOUT outputs are not affected. The output randomizer is enabled by serially programming mode control register A4.




Figure 12. Functional Equivalent of Digital Output Randomizer




Figure 13. Decoding a Randomized Digital Output Signal

#### **Alternate Bit Polarity**

Another feature that may reduce digital feedback on the circuit board is the alternate bit polarity mode. When this mode is enabled, all of the odd bits (D1, D3, D5, D7, D9, D11) are inverted before the output buffers. The even bits (D0, D2, D4, D6, D8, D10), OF and CLKOUT are not affected. This can reduce digital currents in the circuit board ground plane and reduce digital noise, particularly for very small analog input signals.

The digital output is decoded at the receiver by inverting the odd bits (D1, D3, D5, D7, D9, D11). The alternate bit polarity mode is independent of the digital output randomizer—either both or neither function can be on at the same time. The alternate bit polarity mode is enabled by serially programming mode control register A4.

#### **Digital Output Test Patterns**

To allow in-circuit testing of the digital interface to the A/D, there are several test modes that force the A/D data outputs (OF, D11 to D0) to known values:

All 1s: All outputs are 1 All 0s: All outputs are 0

Alternating: Outputs change from all 1s to all 0s on alternating samples

Checkerboard: Outputs change from 1010101010101 to 0101010101010 on alternating samples.

The digital output test patterns are enabled by serially programming mode control register A4. When enabled, the test patterns override all other formatting modes: 2's complement, randomizer, alternate-bit polarity.

#### **Output Disable**

The digital outputs may be disabled by serially programming mode control register A3. All digital outputs including OF and CLKOUT are disabled. The high impedance disabled state is intended for long periods of inactivity, it is not designed for multiplexing the data bus between multiple converters.

#### Sleep Mode

The A/D may be placed in a power-down mode to conserve power. In sleep mode the entire A/D converter is powered down, resulting in < 5mW power consumption. If the encode input signal is not disabled the power consumption will be higher (up to 5mW at 250Msps). Sleep mode is enabled by mode control register A1 (serial programming mode), or by SCK (parallel programming mode).

In the serial programming mode it is also possible to disable channel B while leaving channel A in normal operation.

The amount of time required to recover from sleep mode depends on the size of the bypass capacitors on  $V_{REF}$ . For the suggested values in Figure 1, the A/D will stabilize after 0.1ms + 2500 •  $t_p$  where  $t_p$  is the period of the sampling clock.

#### Nap Mode

In nap mode the A/D core is powered down while the internal reference circuits stay active, allowing faster wake-up. Recovering from nap mode requires at least 100 clock cycles. Wake-up time from nap mode is guaranteed only if the clock is kept running, otherwise sleep mode wake-up conditions apply. Nap mode is enabled by setting register A1 in the serial programming mode.

#### **DEVICE PROGRAMMING MODES**

The operating modes of the LTC215x-12 can be programmed by either a parallel interface or a simple serial interface. The serial interface has more flexibility and can program all available modes. The parallel interface is more limited and can only program some of the more commonly used modes.

## **Parallel Programming Mode**

To use the parallel programming mode, PAR/ $\overline{SER}$  should be tied to  $V_{DD}$ . The  $\overline{CS}$ , SCK and SDI pins are binary logic inputs that set certain operating modes. These pins can be tied to  $V_{DD}$  or ground, or driven by 1.8V, 2.5V, or 3.3V CMOS logic. Table 2 shows the modes set by  $\overline{CS}$ , SCK and SDI.

LINEAR TECHNOLOGY

Table 2. Parallel Programming Mode Control Bits (PAR/ $\overline{SER} = V_{DD}$ )

PIN	DESCRIPTION
CS	Clock Duty Cycle Stabilizer Control Bit
	0 = Clock Duty Cycle Stabilizer Off
	1 = Clock Duty Cycle Stabilizer On
SCK	Power Down Control Bit
	0 = Normal Operation
	1 = Sleep Mode (entire ADC is powered down)
SDI	LVDS Current Selection Bit
	0 = 3.5mA LVDS Current Mode
	1 = 1.75mA LVDS Current Mode

#### **Serial Programming Mode**

To use the serial programming mode, PAR/SER should be tied to ground. The  $\overline{CS}$ , SCK, SDI and SDO pins become a serial interface that program the A/D control registers. Data is written to a register with a 16-bit serial word. Data can also be read back from a register to verify its contents.

Serial data transfer starts when  $\overline{CS}$  is taken low. The data on the SDI pin is latched at the first sixteen rising edges of SCK. Any SCK rising edges after the first sixteen are ignored. The data transfer ends when  $\overline{CS}$  is taken high again.

The first bit of the 16-bit input word is the  $R/\overline{W}$  bit. The next seven bits are the address of the register (A6:A0). The final eight bits are the register data (D7:D0).

If the  $R/\overline{W}$  bit is low, the serial data (D7:D0) will be written to the register set by the address bits (A6:A0). If the  $R/\overline{W}$  bit is high, data in the register set by the address bits (A6:A0) will be read back on the SD0 pin (see the Timing Diagrams). During a readback command the register is not updated and data on SDI is ignored.

The SDO pin is an open-drain output that pulls to ground with a  $200\Omega$  impedance. If register data is read back through SDO, an external 2k pull-up resistor is required. If serial data is only written and readback is not needed, then SDO can be left floating and no pull-up resistor is needed. Table 3 shows a map of the mode control registers.

#### **Software Reset**

If serial programming is used, the mode control registers should be programmed as soon as possible after the power supplies turn on and are stable. The first serial command must be a software reset which will reset all register data bits to logic 0. To perform a software reset it is necessary to write 1 in register AO (Bit D7). After the reset is complete, Bit D7 is automatically set back to zero. This register is WRITE-ONLY.

#### **GROUNDING AND BYPASSING**

The LTC215x-12 requires a printed circuit board with a clean unbroken ground plane in the first layer beneath the ADC. A multilayer board with an internal ground plane is recommended. Layout for the printed circuit board should ensure that digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track or underneath the ADC.

High quality ceramic bypass capacitors should be used at the  $V_{DD},\,OV_{DD},\,V_{CM},\,V_{REF}$  pins. Bypass capacitors must be located as close to the pins as possible. Size 0402 ceramic capacitors are recommended. The traces connecting the pins and bypass capacitors must be kept short and should be made as wide as possible.

The analog inputs, encode signals, and digital outputs should not be routed next to each other. Ground fill and grounded vias should be used as barriers to isolate these signals from each other.

#### **HEAT TRANSFER**

Most of the heat generated by the LTC215x-12 is transferred from the die through the bottom-side exposed pad and package leads onto the printed circuit board. For good electrical and thermal performance, the exposed pad must be soldered to a large grounded pad on the PC board. This pad should be connected to the internal ground planes by an array of vias.



Table 3. Serial Programming Mode Register Map (PAR/SER = GND). An "X" Indicates Unused Bit

REGISTER AO: RESET REGISTER (ADDRESS 00h) WRITE-ONLY

D7	D6	D5	D4	D3	D2	D1	D0	
RESET	X	Χ	Χ	Х	Χ	X	Х	

Bit 7 **RESET** Software Reset Bit

0 = Reset Disabled

1 = Software Reset. All mode control registers are reset to 00h. This bit is automatically set back to zero after the reset is complete.

Bits 6-0 Unused bits

#### REGISTER A1: POWER-DOWN REGISTER (ADDRESS 01h)

D7	D6	D5	D4	D3	D2	D1	D0
Χ	Х	Х	Х	SLEEP	NAP	PDB	0

Bits 7-4 Unused, these bits are read back as 0

Bit 3 SLEEP

0 = Normal Operation 1 = Power Down Entire ADC

Bit 2 NAF

0 = Normal Mode

1 = Low Power Mode for Both Channels

Bit 1 PDB

0 = Normal Operation

1 = Power Down Channel B. Channel A operates normally.

Bit 0 Must be set to 0

#### REGISTER A2: TIMING REGISTER (ADDRESS 02h)

D7	D6	D5	D4	D3	D2	D1	D0
Х	X	X	X	CLKINV	CLKPHASE1	CLKPHASE0	DCS

Bits 7-4 Unused, these bits are read back as 0

Bit 3 CLKINV Output Clock Invert Bit

0 = Normal CLKOUT Polarity (as shown in the Timing Diagrams)

1 = Inverted CLKOUT Polarity

Bits 2-1 **CLKPHASE1:CLKPHASE0** Output Clock Phase Delay Bits

00 = No CLKOUT Delay (as shown in the Timing Diagrams)
01 = CLKOUT+/CLKOUT- delayed by 45° (Clock Period • 1/8)
10 = CLKOUT+/CLKOUT- delayed by 90° (Clock Period • 1/4)
11 = CLKOUT+/CLKOUT- delayed by 135° (Clock Period • 3/8)

Note: If the CLKOUT phase delay feature is used, the clock duty cycle stabilizer must also be turned on.

Bit 0 DCS Clock Duty Cycle Stabilizer Bit

0 = Clock Duty Cycle Stabilizer Off 1 = Clock Duty Cycle Stabilizer On



#### REGISTER A3: OUTPUT MODE REGISTER (ADDRESS 03h)

D7	D6	D5	D4	D3	D2	D1	D0	
Х	Х	Х	ILVDS2	ILVDS1	ILVDS0	TERMON	OUTOFF	
Bits 7-5	Unused, these bits are read back as 0							
Bits 4-2								
Bit 1	<b>TERMON</b> LVDS Internal Termination Bit  0 = Internal Termination Off  1 = Internal Termination On. LVDS output driver current is 2× the current set by ILVDS2:ILVDS0							
Bit 0	<b>OUTOFF</b> Di	gital Output Mode C	ontrol Bits					

#### **REGISTER A4: DATA FORMAT REGISTER (ADDRESS 04h)**

0 = Digital Outputs Are Enabled

1 = Digital Outputs Are Disabled (High Impedance)

D7	D6	D5	D4	D3	D2	D1	D0
OUTTEST2	OUTTEST1	OUTTEST0	ABP	0	DTESTON	RAND	TWOSCOMP
Bits 7-5	OUTTEST2:OUTTEST0 Digital Output Test Pattern Bits  000 = All Digital Outputs = 0  001 = All Digital Outputs = 1  010 = Alternating Output Pattern. OF, D11-D0 alternate between 0 0000 0000 and 1 1111 1111 1111  100 = Checkerboard Output Pattern. OF, D11-D0 alternate between 1 0101 0101 and 0 1010 1010 1010  Note 1: Other bit combinations are not used.						
				e synchronous.			
Bit 4	Note 2: Patterns from channel A and channel B may not be synchronous. <b>ABP</b> Alternate Bit Polarity Mode Control Bit  0 = Alternate Bit Polarity Mode Off  1 = Alternate Bit Polarity Mode On						
Bit 3	Must be set to 0						
Bit 2	DTESTON Enable the digital output test patterns (set by Bits 7-5)  0 = Normal Mode  1 = Enable the Digital Output Test Patterns						
Bit 1	RAND Data Output Randomizer Mode Control Bit 0 = Data Output Randomizer Mode Off 1 = Data Output Randomizer Mode On						
Bit 0	0 = Offset Binary D	o's Complement Mo Data Format nent Data Format	de Control Bit				