

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









## 16-Bit, 20Msps Low Noise Dual ADC

#### **FEATURES**

- Two-Channel Simultaneously Sampling ADC
- 84.1dB SNR (46µV<sub>RMS</sub> Input Referred Noise)
- 99dB SFDR
- ±2.3LSB INL(Max)
- Low Power: 160mW Total, 80mW per Channel
- Single 1.8V Supply
- CMOS, DDR CMOS, or DDR LVDS Outputs
- Selectable Input Ranges: 1V<sub>P-P</sub> to 2.1V<sub>P-P</sub>
- 200MHz Full Power Bandwidth S/H
- Shutdown and Nap Modes
- Serial SPI Port for Configuration
- Pin Compatible with LTC2180: 16-Bit, 25Msps, 78mW LTC2140-14: 14-Bit, 25Msps, 50mW
- 64-Lead (9mm × 9mm) QFN Package

#### **APPLICATIONS**

- Low Power Instrumentation
- Software Defined Radios
- Portable Medical Imaging
- Multi-Channel Data Acquisition

#### DESCRIPTION

The LTC®2270 is a two-channel simultaneous sampling 16-bit A/D converter designed for digitizing high frequency, wide dynamic range signals. It is perfect for demanding applications with AC performance that includes 84.1dB SNR and 99dB spurious free dynamic range (SFDR).


DC specs include  $\pm 1LSB$  INL (typ),  $\pm 0.2LSB$  DNL (typ) and no missing codes over temperature. The transition noise is  $1.44LSB_{RMS}$ .

The digital outputs can be either full rate CMOS, Double Data Rate CMOS, or Double Data Rate LVDS. A separate output power supply allows the CMOS output swing to range from 1.2V to 1.8V.

The ENC<sup>+</sup> and ENC<sup>-</sup> inputs may be driven differentially or single-ended with a sine wave, PECL, LVDS, TTL, or CMOS inputs. An optional clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.

(T, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

### TYPICAL APPLICATION



#### Integral Non-Linearity (INL) 2.0 1.5 1.0 ERROR (LSB) 0.5 0.0 -0.5 -1.0-1.5-2.016384 32768 65536 **OUTPUT CODE** 2270 TA02


2270f




### **ABSOLUTE MAXIMUM RATINGS** (Notes 1, 2)

| Digital Output Voltage             | $-0.3V$ to $(0V_{DD} + 0.3V)$ |
|------------------------------------|-------------------------------|
| <b>Operating Temperature Range</b> |                               |
| LTC2270C                           | 0°C to 70°C                   |
| LTC2270I                           | 40°C to 85°C                  |
| Storage Temperature Range          | 65°C to 150°C                 |

### PIN CONFIGURATIONS



#### PIN CONFIGURATIONS



### ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL    | PART MARKING* | PACKAGE DESCRIPTION             | TEMPERATURE RANGE |
|------------------|------------------|---------------|---------------------------------|-------------------|
| LTC2270CUP#PBF   | LTC2270CUP#TRPBF | LTC2270UP     | 64-Lead (9mm × 9mm) Plastic QFN | 0°C to 70°C       |
| LTC2270IUP#PBF   | LTC2270IUP#TRPBF | LTC2270UP     | 64-Lead (9mm × 9mm) Plastic QFN | -40°C to 85°C     |

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



# **CONVERTER CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 5)

| PARAMETER                     | CONDITIONS                               |   | MIN  | TYP          | MAX | UNITS              |
|-------------------------------|--|---|------|--------------|-----|--------------------|
| Resolution (No Missing Codes) |  | • | 16   |              |     | Bits               |
| Integral Linearity Error      | Differential Analog Input (Note 6)       | • | -2.3 | ±1           | 2.3 | LSB                |
| Differential Linearity Error  | Differential Analog Input                | • | -0.8 | ±0.2         | 0.8 | LSB                |
| Offset Error                  | (Note 7)                                 | • | -7   | ±1.3         | 7   | mV                 |
| Gain Error                    | Internal Reference<br>External Reference | • | -1.6 | ±1.2<br>-0.3 | 1   | %FS<br>%FS         |
| Offset Drift                  |  |   |      | ±10          |     | μV/°C              |
| Full-Scale Drift              | Internal Reference<br>External Reference |   |      | ±30<br>±10   |     | ppm/°C<br>ppm/°C   |
| Gain Matching                 |  | • | -0.2 | ±0.06        | 0.2 | %FS                |
| Offset Matching               |  | • | -10  | ±1.5         | 10  | mV                 |
| Transition Noise              |  |   |      | 1.44         |     | LSB <sub>RMS</sub> |

## **RNALOG INPUT** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25$ °C. (Note 5)

| SYMBOL              | PARAMETER   | CONDITIONS                                 |   | MIN   | TYP             | MAX                     | UNITS             |
|---------------------|---|--|---|-------|-----------------|-------------------------|-------------------|
| $V_{IN}$            | Analog Input Range (A <sub>IN</sub> <sup>+</sup> – A <sub>IN</sub> <sup>-</sup> ) | 1.7V < V <sub>DD</sub> < 1.9V              | • |       | 1 to 2.1        |                         | V <sub>P-P</sub>  |
| V <sub>IN(CM)</sub> | Analog Input Common Mode $(A_{IN}^+ + A_{IN}^-)/2$                                | Differential Analog Input (Note 8)         | • | 0.65  | V <sub>CM</sub> | V <sub>CM</sub> + 200mV | V                 |
| V <sub>SENSE</sub>  | External Voltage Reference Applied to SENSE                                       | External Reference Mode                    | • | 0.625 | 1.250           | 1.300                   | V                 |
| I <sub>INCM</sub>   | Analog Input Common Mode Current  | Per Pin, 20Msps                            |   |       | 32              |                         | μA                |
| I <sub>IN1</sub>    | Analog Input Leakage Current (No Encode)  | $0 < A_{IN}^+, A_{IN}^- < V_{DD}$          | • | -1    |                 | 1                       | μA                |
| I <sub>IN2</sub>    | PAR/SER Input Leakage Current   | 0 < PAR/SER < V <sub>DD</sub>              | • | -1    |                 | 1                       | μA                |
| I <sub>IN3</sub>    | SENSE Input Leakage Current   | 0.625 < SENSE < 1.3V                       | • | -2    |                 | 2                       | μA                |
| t <sub>AP</sub>     | Sample-and-Hold Acquisition Delay Time  |  |   |       | 0               |                         | ns                |
| t <sub>JITTER</sub> | Sample-and-Hold Acquisition Delay Jitter  | Single-Ended Encode<br>Differential Encode |   |       | 85<br>100       |                         | fs <sub>RMS</sub> |
| CMRR                | Analog Input Common Mode Rejection Ratio  |  |   |       | 80              |                         | dB                |
| BW-3B               | Full-Power Bandwidth  | Figure 5 Test Circuit                      |   |       | 200             |                         | MHz               |

## **DYNAMIC ACCURACY** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $A_{IN} = -1 dBFS$ . (Note 5)

| SYMBOL  | PARAMETER   | CONDITIONS   | I | MIN  | TYP                          | MAX | UNITS                        |
|---------|---|--|---|------|------------------------------|-----|------------------------------|
| SNR     | Signal-to-Noise Ratio                               | 1.4MHz Input<br>5MHz Input<br>30MHz Input<br>70MHz Input | 3 | 32.3 | 84.1<br>84.1<br>83.8<br>82.7 |     | dBFS<br>dBFS<br>dBFS<br>dBFS |
| SFDR    | Spurious Free Dynamic Range, 2nd Harmonic           | 1.4MHz Input<br>5MHz Input<br>30MHz Input<br>70MHz Input |   | 90   | 99<br>98<br>98<br>90         |     | dBFS<br>dBFS<br>dBFS<br>dBFS |
|         | Spurious Free Dynamic Range, 3rd Harmonic           | 1.4MHz Input<br>5MHz Input<br>30MHz Input<br>70MHz Input |   | 92   | 99<br>98<br>98<br>96         |     | dBFS<br>dBFS<br>dBFS<br>dBFS |
|         | Spurious Free Dynamic Range, 4th Harmonic or Higher | 1.4MHz Input<br>5MHz Input<br>30MHz Input<br>70MHz Input |   | 95   | 110<br>110<br>105<br>100     |     | dBFS<br>dBFS<br>dBFS<br>dBFS |
| S/(N+D) | Signal-to-Noise Plus Distortion Ratio               | 1.4MHz Input<br>5MHz Input<br>30MHz Input<br>70MHz Input | 8 | 31.9 | 83.9<br>83.9<br>83.7<br>82.0 |     | dBFS<br>dBFS<br>dBFS<br>dBFS |
|         | Crosstalk   | 10MHz Input  |   |      | -110                         |     | dBc                          |

# INTERNAL REFERENCE CHARACTERISTICS The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 5)

| PARAMETER                                 | CONDITIONS                      |   | MIN                          | TYP                   | MAX                          | UNITS  |
|---|---------------------------------|---|------------------------------|-----------------------|------------------------------|--------|
| V <sub>CM</sub> Output Voltage            | I <sub>OUT</sub> = 0            | • | 0.5 • V <sub>DD</sub> − 25mV | 0.5 • V <sub>DD</sub> | 0.5 • V <sub>DD</sub> + 25mV | V      |
| V <sub>CM</sub> Output Temperature Drift  |                                 |   |                              | ±25                   |                              | ppm/°C |
| V <sub>CM</sub> Output Resistance         | –600μA < I <sub>OUT</sub> < 1mA |   |                              | 4                     |                              | Ω      |
| V <sub>REF</sub> Output Voltage           | I <sub>OUT</sub> = 0            | • | 1.230                        | 1.250                 | 1.270                        | V      |
| V <sub>REF</sub> Output Temperature Drift |                                 |   |                              | ±25                   |                              | ppm/°C |
| V <sub>REF</sub> Output Resistance        | –400μA < I <sub>OUT</sub> < 1mA |   |                              | 7                     |                              | Ω      |
| V <sub>REF</sub> Line Regulation          | 1.7V < V <sub>DD</sub> < 1.9V   |   |                              | 0.6                   |                              | mV/V   |

# **DIGITAL INPUTS AND OUTPUTS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 5)

| SYMBOL               | PARAMETER   | CONDITIONS   |           | MIN     | TYP            | MAX   | UNITS    |
|----------------------|---|--|-----------|---------|----------------|-------|----------|
| ENCODE               | INPUTS (ENC+, ENC-)   |  |           | l .     |                |       |          |
| Differenti           | ial Encode Mode (ENC <sup>-</sup> Not Tied to GND)              |  |           |         |                |       |          |
| $V_{ID}$             | Differential Input Voltage                                      | (Note 8)   | •         | 0.2     |                |       | V        |
| V <sub>ICM</sub>     | Common Mode Input Voltage                                       | Internally Set<br>Externally Set (Note 8)  | •         | 1.1     | 1.2            | 1.6   | V        |
| V <sub>IN</sub>      | Input Voltage Range   | ENC+, ENC- to GND  | •         | 0.2     |                | 3.6   | V        |
| R <sub>IN</sub>      | Input Resistance  | (See Figure 10)  |           |         | 10             |       | kΩ       |
| C <sub>IN</sub>      | Input Capacitance   | (Note 8)   |           |         | 3.5            |       | pF       |
| Single-Er            | nded Encode Mode (ENC <sup>-</sup> Tied to GND)                 |  |           |         |                |       |          |
| V <sub>IH</sub>      | High Level Input Voltage  | V <sub>DD</sub> = 1.8V   | •         | 1.2     |                |       | V        |
| $V_{IL}$             | Low Level Input Voltage   | V <sub>DD</sub> = 1.8V   | •         |         |                | 0.6   | V        |
| $V_{IN}$             | Input Voltage Range   | ENC+ to GND  | •         | 0       |                | 3.6   | V        |
| R <sub>IN</sub>      | Input Resistance  | (See Figure 11)  |           |         | 30             |       | kΩ       |
| C <sub>IN</sub>      | Input Capacitance   | (Note 8)   |           |         | 3.5            |       | pF       |
| DIGITAL I            | NPUTS ( $\overline{	extsf{CS}}$ , SDI, SCK in Serial or Paralle | l Programming Mode. SDO in Parallel Progr  | ammin     | g Mode) |                |       |          |
| V <sub>IH</sub>      | High Level Input Voltage  | V <sub>DD</sub> = 1.8V   | •         | 1.3     |                |       | V        |
| $V_{IL}$             | Low Level Input Voltage   | V <sub>DD</sub> = 1.8V   | •         |         |                | 0.6   | V        |
| I <sub>IN</sub>      | Input Current   | V <sub>IN</sub> = 0V to 3.6V   | •         | -10     |                | 10    | μА       |
| C <sub>IN</sub>      | Input Capacitance   | (Note 8)   |           |         | 3              |       | pF       |
| SDO OUT              | PUT (Serial Programming Mode. Open-D                            | rain Output. Requires 2k $\Omega$ Pull-Up Resistor i                                   | if SDO is | s Used) |                |       |          |
| R <sub>OL</sub>      | Logic Low Output Resistance to GND                              | V <sub>DD</sub> = 1.8V, SDO = 0V   |           |         | 200            |       | Ω        |
| I <sub>OH</sub>      | Logic High Output Leakage Current                               | SD0 = 0V to 3.6V   | •         | -10     |                | 10    | μA       |
| C <sub>OUT</sub>     | Output Capacitance  | (Note 8)   |           |         | 3              |       | pF       |
| DIGITAL I            | DATA OUTPUTS (CMOS MODES: FULL DAT                              | A RATE AND DOUBLE DATA RATE)   |           |         |                |       |          |
| 0V <sub>DD</sub> = 1 | .8V   |  |           |         |                |       |          |
| V <sub>OH</sub>      | High Level Output Voltage                                       | $I_0 = -500 \mu A$   | •         | 1.750   | 1.790          |       | V        |
| $V_{0L}$             | Low Level Output Voltage  | $I_0 = 500\mu A$   | •         |         | 0.010          | 0.050 | V        |
| 0V <sub>DD</sub> = 1 | .5V   |  |           |         |                |       |          |
| V <sub>OH</sub>      | High Level Output Voltage                                       | $I_0 = -500 \mu A$   |           |         | 1.488          |       | V        |
| V <sub>OL</sub>      | Low Level Output Voltage  | $I_0 = 500 \mu A$  |           |         | 0.010          |       | V        |
| 0V <sub>DD</sub> = 1 | .2V   |  |           |         |                |       |          |
| V <sub>OH</sub>      | High Level Output Voltage                                       | $I_0 = -500 \mu A$   |           |         | 1.185          |       | V        |
| $V_{0L}$             | Low Level Output Voltage  | $I_0 = 500 \mu A$  |           |         | 0.010          |       | V        |
| DIGITAL I            | DATA OUTPUTS (LVDS MODE)  |  |           |         |                |       |          |
| V <sub>OD</sub>      | Differential Output Voltage                                     | 100 $\Omega$ Differential Load, 3.5mA Mode 100 $\Omega$ Differential Load, 1.75mA Mode | •         | 247     | 350<br>175     | 454   | mV<br>mV |
| V <sub>OS</sub>      | Common Mode Output Voltage                                      | $100\Omega$ Differential Load, 3.5mA Mode $100\Omega$ Differential Load, 1.75mA Mode   | •         | 1.125   | 1.250<br>1.250 | 1.375 | V        |
| R <sub>TERM</sub>    | On-Chip Termination Resistance                                  | Termination Enabled, OV <sub>DD</sub> = 1.8V   |           |         | 100            |       | Ω        |
|                      |   |  |           |         |                |       |          |

# **POWER REQUIREMENTS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25 \,^{\circ}\text{C}$ . (Note 9)

| SYMBOL                             | PARAMETER  | CONDITIONS   |   | MIN | TYP        | MAX | UNITS    |
|------------------------------------|--|--|---|-----|------------|-----|----------|
| CMOS Ou                            | tput Modes: Full Data Rate and Dou   | ble Data Rate  |   | ,   |            |     |          |
| $\overline{V_{DD}}$                | Analog Supply Voltage  | (Note 10)  | • | 1.7 | 1.8        | 1.9 | V        |
| $\overline{\text{OV}_{\text{DD}}}$ | Output Supply Voltage  | (Note 10)  | • | 1.1 | 1.8        | 1.9 | V        |
| I <sub>VDD</sub>                   | Analog Supply Current  | DC Input<br>Sine Wave Input                          | • |     | 89<br>89.5 | 100 | mA<br>mA |
| I <sub>OVDD</sub>                  | Digital Supply Current   | Sine Wave Input, OV <sub>DD</sub> = 1.2V             |   |     | 2          |     | mA       |
| P <sub>DISS</sub>                  | Power Dissipation  | DC Input<br>Sine Wave Input, OV <sub>DD</sub> = 1.2V | • |     | 160<br>164 | 180 | mW<br>mW |
| LVDS Out                           | put Mode   |  |   |     |            |     |          |
| $V_{DD}$                           | Analog Supply Voltage  | (Note 10)  | • | 1.7 | 1.8        | 1.9 | V        |
| $\overline{\text{OV}_{\text{DD}}}$ | Output Supply Voltage  | (Note 10)  | • | 1.7 | 1.8        | 1.9 | V        |
| I <sub>VDD</sub>                   | Analog Supply Current  | Sine Input, 1.75mA Mode<br>Sine Input, 3.5mA Mode    | • |     | 91<br>93   | 105 | mA<br>mA |
| I <sub>OVDD</sub>                  | Digital Supply Current (0V <sub>DD</sub> = 1.8V)                           | Sine Input, 1.75mA Mode<br>Sine Input, 3.5mA Mode    | • |     | 38<br>73   | 82  | mA<br>mA |
| P <sub>DISS</sub>                  | Power Dissipation  | Sine Input, 1.75mA Mode<br>Sine Input, 3.5mA Mode    | • |     | 232<br>299 | 337 | mW<br>mW |
| All Outpu                          | t Modes  | ·  |   |     |            |     |          |
| P <sub>SLEEP</sub>                 | Sleep Mode Power   |  |   |     | 0.5        |     | mW       |
| P <sub>NAP</sub>                   | Nap Mode Power   |  |   |     | 12         |     | mW       |
| P <sub>DIFFCLK</sub>               | Power Increase with Differential End<br>(No increase for Nap or Sleep Mode |  |   |     | 20         |     | mW       |

# **TIMING CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 5)

| SYMBOL          | PARAMETER                              | CONDITIONS  |   | MIN       | TYP      | MAX        | UNITS    |
|-----------------|--|---|---|-----------|----------|------------|----------|
| f <sub>S</sub>  | Sampling Frequency                     | (Note 10)   | • | 1         |          | 20         | MHz      |
| t <sub>L</sub>  | ENC Low Time (Note 8)                  | Duty Cycle Stabilizer Off<br>Duty Cycle Stabilizer On | • | 23.5<br>2 | 25<br>25 | 500<br>500 | ns<br>ns |
| t <sub>H</sub>  | ENC High Time (Note 8)                 | Duty Cycle Stabilizer Off<br>Duty Cycle Stabilizer On | • | 23.5<br>2 | 25<br>25 | 500<br>500 | ns<br>ns |
| t <sub>AP</sub> | Sample-and-Hold Acquisition Delay Time |   |   |           | 0        |            | ns       |

| SYMBOL            | PARAMETER                           | CONDITIONS                                   |   | MIN      | TYP | MAX      | UNITS            |
|-------------------|-------------------------------------|--|---|----------|-----|----------|------------------|
| Digital Da        | ta Outputs (CMOS Modes: Full Data I | Rate and Double Data Rate)                   |   |          |     |          |                  |
| $t_D$             | ENC to Data Delay                   | C <sub>L</sub> = 5pF (Note 8)                | • | 1.1      | 1.7 | 3.1      | ns               |
| t <sub>C</sub>    | ENC to CLKOUT Delay                 | C <sub>L</sub> = 5pF (Note 8)                | • | 1        | 1.4 | 2.6      | ns               |
| t <sub>SKEW</sub> | DATA to CLKOUT Skew                 | $t_D - t_C$ (Note 8)                         | • | 0        | 0.3 | 0.6      | ns               |
|                   | Pipeline Latency                    | Full Data Rate Mode<br>Double Data Rate Mode |   | 6<br>6.5 |     | 6<br>6.5 | Cycles<br>Cycles |



## **TIMING CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C. (Note 5)

| SYMBOL            | PARAMETER                | CONDITIONS   |   | MIN       | TYP | MAX | UNITS    |
|-------------------|--------------------------|--|---|-----------|-----|-----|----------|
| Digital Da        | ata Outputs (LVDS Mode)  |  |   | '         |     |     | <u>'</u> |
| $\overline{t_D}$  | ENC to Data Delay        | C <sub>L</sub> = 5pF (Note 8)  | • | 1.1       | 1.8 | 3.2 | ns       |
| $\overline{t_C}$  | ENC to CLKOUT Delay      | C <sub>L</sub> = 5pF (Note 8)  | • | 1         | 1.5 | 2.7 | ns       |
| t <sub>SKEW</sub> | DATA to CLKOUT Skew      | $t_D - t_C$ (Note 8)   | • | 0         | 0.3 | 0.6 | ns       |
|                   | Pipeline Latency         |  |   | 6.5       |     | 6.5 | Cycles   |
| SPI Port 1        | Fiming (Note 8)          |  |   |           |     |     |          |
| t <sub>SCK</sub>  | SCK Period               | Write Mode<br>Readback Mode, C <sub>SDO</sub> = 20pF, R <sub>PULLUP</sub> = 2k | • | 40<br>250 |     |     | ns<br>ns |
| $\overline{t_S}$  | CS to SCK Setup Time     |  | • | 5         |     |     | ns       |
| t <sub>H</sub>    | SCK to CS Setup Time     |  | • | 5         |     |     | ns       |
| $t_{DS}$          | SDI Setup Time           |  | • | 5         |     |     | ns       |
| t <sub>DH</sub>   | SDI Hold Time            |  | • | 5         |     |     | ns       |
| $t_{DO}$          | SCK Falling to SDO Valid | Readback Mode, C <sub>SDO</sub> = 20pF, R <sub>PULLUP</sub> = 2k               | • |           |     | 125 | ns       |

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** All voltage values are with respect to GND with GND and OGND shorted (unless otherwise noted).

**Note 3:** When these pin voltages are taken below GND or above  $V_{DD}$ , they will be clamped by internal diodes. This product can handle input currents of greater than 100mA below GND or above  $V_{DD}$  without latchup.

**Note 4:** When these pin voltages are taken below GND they will be clamped by internal diodes. When these pin voltages are taken above  $V_{DD}$  they will not be clamped by internal diodes. This product can handle input currents of greater than 100mA below GND without latchup.

**Note 5:**  $V_{DD} = 0V_{DD} = 1.8V$ ,  $f_{SAMPLE} = 20MHz$ , LVDS outputs, differential ENC+/ENC<sup>-</sup> =  $2V_{P-P}$  sine wave, input range =  $2.1V_{P-P}$  with differential drive, unless otherwise noted.

**Note 6:** Integral nonlinearity is defined as the deviation of a code from a best fit straight line to the transfer curve. The deviation is measured from the center of the quantization band.


**Note 7:** Offset error is the offset voltage measured from -0.5 LSB when the output code flickers between 0000 0000 0000 0000 and 1111 1111 1111 1111 in 2's complement output mode.


Note 8: Guaranteed by design, not subject to test.


**Note 9:**  $V_{DD} = 1.8V$ ,  $f_{SAMPLE} = 20MHz$ , CMOS outputs, ENC<sup>+</sup> = single-ended 1.8V square wave, ENC<sup>-</sup> = 0V, input range =  $2.1V_{P-P}$  with differential drive, 5pF load on each digital output unless otherwise noted. The supply current and power dissipation specifications are totals for the entire IC, not per channel.


Note 10: Recommended operating conditions.


### TYPICAL PERFORMANCE CHARACTERISTICS

























#### TYPICAL PERFORMANCE CHARACTERISTICS


SNR vs Input Frequency, -1dBFS, 20Msps, 2.1V Range




2nd, 3rd Harmonic vs Input Frequency, -1dBFS, 20Msps,




2nd, 3rd Harmonic vs Input Frequency, -1dBFS, 20Msps, 1.05V Range




SFDR vs Input Level,  $f_{IN} = 5MHz$ , 20Msps, 2.1V Range




I<sub>VDD</sub> vs Sample Rate, 5MHz, -1dBFS Sine Wave Input on **Each Channel** 




I<sub>OVDD</sub> vs Sample Rate, 5MHz, -1dBFS Sine Wave Input on **Each Channel** 




SNR vs SENSE,



SFDR vs Analog Input Common Mode,  $f_{IN} = 9.7MHz$ , 20Msps, 2.1V Range



SNR, SFDR vs Sample Rate, f<sub>IN</sub> = 5MHz, -1dBFS





#### PIN FUNCTIONS

## PINS THAT ARE THE SAME FOR ALL DIGITAL OUTPUT MODES

**V<sub>DD</sub>** (**Pins 1, 16, 17, 64**): Analog Power Supply, 1.7V to 1.9V. Bypass to ground with 0.1μF ceramic capacitors. Adjacent pins can share a bypass capacitor.

 $V_{CM1}$  (Pin 2): Common Mode Bias Output, nominally equal to  $V_{DD}/2$ .  $V_{CM1}$  should be used to bias the common mode of the analog inputs to channel 1. Bypass to ground with a 1µF ceramic capacitor.

GND (Pins 3, 6, 14): ADC Power Ground.

**A<sub>IN1</sub>**<sup>+</sup> (**Pin 4**): Channel 1 Positive Differential Analog Input.

**A<sub>IN1</sub>** (**Pin 5**): Channel 1 Negative Differential Analog Input.

**REFH (Pins 7, 9):** ADC High Reference. See the Applications Information section for recommended bypassing circuits for REFH and REFL.

**REFL (Pins 8, 10):** ADC Low Reference. See the Applications Information section for recommended bypassing circuits for REFH and REFL.

**PAR/SER (Pin 11):** Programming mode selection pin. Connect to ground to enable the serial programming mode.  $\overline{CS}$ , SCK, SDI, SDO become a serial interface that control the A/D operating modes. Connect to  $V_{DD}$  to enable the parallel programming mode where  $\overline{CS}$ , SCK, SDI, SDO become parallel logic inputs that control a reduced set of the A/D operating modes. PAR/SER should be connected directly to ground or  $V_{DD}$  and not be driven by a logic signal.

**A<sub>IN2</sub>+ (Pin 12):** Channel 2 Positive Differential Analog Input.

**A<sub>IN2</sub>** (**Pin 13**): Channel 2 Negative Differential Analog Input.

 $V_{CM2}$  (Pin 15): Common Mode Bias Output, nominally equal to  $V_{DD}/2$ .  $V_{CM2}$  should be used to bias the common mode of the analog inputs to channel 2. Bypass to ground with a 1µF ceramic capacitor.

**ENC+** (Pin 18): Encode Input. Conversion starts on the rising edge.

**ENC**<sup>-</sup> (**Pin 19**): Encode Complement Input. Conversion starts on the falling edge. Tie to GND for single-ended encode mode.

 $\overline{\text{CS}}$  (Pin 20): In serial programming mode, (PAR/ $\overline{\text{SER}}$  = 0V),  $\overline{\text{CS}}$  is the Serial Interface Chip Select Input. When  $\overline{\text{CS}}$  is low, SCK is enabled for shifting data on SDI into the mode control registers. In the parallel programming mode (PAR/ $\overline{\text{SER}}$  = V<sub>DD</sub>),  $\overline{\text{CS}}$  controls the clock duty cycle stabilizer (See Table 2).  $\overline{\text{CS}}$  can be driven with 1.8V to 3.3V logic.

**SCK (Pin 21):** In serial programming mode, (PAR/ $\overline{SER}$  = 0V), SCK is the Serial Interface Clock Input. In the parallel programming mode (PAR/ $\overline{SER}$  = V<sub>DD</sub>), SCK controls the digital output mode. (See Table 2). SCK can be driven with 1.8V to 3.3V logic.

**SDI (Pin 22):** In serial programming mode, (PAR/ $\overline{SER}$  = 0V), SDI is the Serial Interface Data Input. Data on SDI is clocked into the mode control registers on the rising edge of SCK. In the parallel programming mode (PAR/ $\overline{SER}$  = V<sub>DD</sub>), SDI can be used together with SDO to power down the part (see Table 2). SDI can be driven with 1.8V to 3.3V logic.

**OGND** (**Pin 41**): Output Driver Ground. Must be shorted to the ground plane by a very low inductance path. Use multiple vias close to the pin.

 $OV_{DD}$  (Pin 42): Output Driver Supply. Bypass to ground with a  $0.1\mu F$  ceramic capacitor.

**SDO (Pin 61):** In serial programming mode, (PAR/ $\overline{SER}$  = 0V), SDO is the optional Serial Interface Data Output. Data on SDO is read back from the mode control registers and can be latched on the falling edge of SCK. SDO is an open-drain NMOS output that requires an external 2k pull-up resistor to 1.8V - 3.3V. If read back from the mode control registers is not needed, the pull-up resistor is not necessary and SDO can be left unconnected. In the parallel programming mode (PAR/ $\overline{SER}$  = V<sub>DD</sub>), SDO can be used together with SDI to power down the part (see Table 2). When used as an input, SDO can be driven with 1.8V to 3.3V logic through a 1k series resistor.



#### PIN FUNCTIONS

 $V_{REF}$  (Pin 62): Reference Voltage Output. Bypass to ground with a 2.2 $\mu$ F ceramic capacitor. The output voltage is nominally 1.25V.

**SENSE (Pin 63):** Reference Programming Pin. Connecting SENSE to  $V_{DD}$  selects the internal reference and a  $\pm 1.05V$  input range. Connecting SENSE to ground selects the internal reference and a  $\pm 0.525V$  input range. An external reference between 0.625V and 1.3V applied to SENSE selects an input range of  $\pm 0.84 \bullet V_{SENSE}$ .

**Ground (Exposed Pad Pin 65):** The exposed pad must be soldered to the PCB ground.

#### **FULL-RATE CMOS OUTPUT MODE**

## All Pins Below Have CMOS Output Levels (OGND to OVDD)

**D2\_0 to D2\_15 (Pins 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38):** Channel 2 Digital Outputs. D2\_15 is the MSB.

CLKOUT- (Pin 39): Inverted version of CLKOUT+.

**CLKOUT+** (**Pin 40**): Data Output Clock. The digital outputs normally transition at the same time as the falling edge of CLKOUT+. The phase of CLKOUT+ can also be delayed relative to the digital outputs by programming the mode control registers.

**D1\_0 to D1\_15 (Pins 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58):** Channel 1 Digital Outputs. D1 15 is the MSB.

**OF2 (Pin 59):** Channel 2 Over/Under Flow Digital Output. OF2 is high when an overflow or underflow has occurred.

**OF1 (Pin 60):** Channel 1 Over/Under Flow Digital Output. OF1 is high when an overflow or underflow has occurred.

#### **DOUBLE DATA RATE CMOS OUTPUT MODE**

## All Pins Below Have CMOS Output Levels (OGND to OVDD)

**D2\_0\_1 to D2\_14\_15 (Pins 24, 26, 28, 30, 32, 34, 36, 38):** Channel 2 Double Data Rate Digital Outputs. Two data bits are multiplexed onto each output pin. The even data bits (D0, D2, D4, D6, D8, D10, D12, D14) appear when CLKOUT<sup>+</sup> is low. The odd data bits (D1, D3, D5, D7, D9, D11, D13, D15) appear when CLKOUT<sup>+</sup> is high.

**DNC (Pins 23, 25, 27, 29, 31, 33, 35, 37, 43, 45, 47, 49, 51, 53, 55, 57, 59):** Do not connect these pins.

**CLKOUT**<sup>-</sup> (**Pin 39**): Inverted version of CLKOUT<sup>+</sup>.

**CLKOUT**<sup>+</sup> (**Pin 40**): Data Output Clock. The digital outputs normally transition at the same time as the falling and rising edges of CLKOUT<sup>+</sup>. The phase of CLKOUT<sup>+</sup> can also be delayed relative to the digital outputs by programming the mode control registers.

**D1\_0\_1 to D1\_14\_15 (Pins 44, 46, 48, 50, 52, 54, 56, 58):** Channel 1 Double Data Rate Digital Outputs. Two data bits are multiplexed onto each output pin. The even data bits (D0, D2, D4, D6, D8, D10, D12, D14) appear when CLKOUT<sup>+</sup> is low. The odd data bits (D1, D3, D5, D7, D9, D11, D13, D15) appear when CLKOUT<sup>+</sup> is high.

**OF2\_1 (Pin 60):** Over/Under Flow Digital Output. OF2\_1 is high when an overflow or underflow has occurred. The over/under flow for both channels are multiplexed onto this pin. Channel 2 appears when CLKOUT<sup>+</sup> is low, and Channel 1 appears when CLKOUT<sup>+</sup> is high.



#### PIN FUNCTIONS

#### DOUBLE DATA RATE LVDS OUTPUT MODE

All Pins Below Have LVDS Output Levels. The Output Current Level Is Programmable. There Is an Optional Internal  $100\Omega$  Termination Resistor Between the Pins of Each LVDS Output Pair.

D2\_0\_1<sup>-</sup>/D2\_0\_1<sup>+</sup> to D2\_14\_15<sup>-</sup>/D2\_14\_15<sup>+</sup> (Pins 23/24, 25/26, 27/28, 29/30, 31/32, 33/34, 35/36, 37/38): Channel 2 Double Data Rate Digital Outputs. Two data bits are multiplexed onto each differential output pair. The even data bits (D0, D2, D4, D6, D8, D10, D12, D14) appear when CLKOUT<sup>+</sup> is low. The odd data bits (D1, D3, D5, D7, D9, D11, D13, D15) appear when CLKOUT<sup>+</sup> is high.

**CLKOUT**<sup>-</sup>/**CLKOUT**<sup>+</sup> (**Pins 39/40**): Data Output Clock. The digital outputs normally transition at the same time as the falling and rising edges of CLKOUT<sup>+</sup>. The phase of

CLKOUT<sup>+</sup> can also be delayed relative to the digital outputs by programming the mode control registers.

D1\_0\_1<sup>-</sup>/D1\_0\_1<sup>+</sup>to D1\_14\_15<sup>-</sup>/D1\_14\_15<sup>+</sup> (Pins 43/44, 45/46, 47/48, 49/50, 51/52, 53/54, 55/56, 57/58): Channel 1 Double Data Rate Digital Outputs. Two data bits are multiplexed onto each differential output pair. The even data bits (D0, D2, D4, D6, D8, D10, D12, D14) appear when CLKOUT<sup>+</sup> is low. The odd data bits (D1, D3, D5, D7, D9, D11, D13, D15) appear when CLKOUT<sup>+</sup> is high.

**0F2\_1**<sup>-</sup>/**0F2\_1**<sup>+</sup> **(Pins 59/60):** Over/Under Flow Digital Output. OF2\_1 is high when an overflow or underflow has occurred. The over/under flow for both channels are multiplexed onto this pin. Channel 2 appears when CLKOUT is low, and Channel 1 appears when CLKOUT is high.



## **FUNCTIONAL BLOCK DIAGRAM**






Figure 1. Functional Block Diagram

#### Full-Rate CMOS Output Mode Timing All Outputs Are Single-Ended and Have CMOS Levels






## Double Data Rate CMOS Output Mode Timing All Outputs Are Single-Ended and Have CMOS Levels





#### Double Data Rate LVDS Output Mode Timing All Outputs Are Differential and Have LVDS Levels





#### **SPI Port Timing (Readback Mode)**





#### **CONVERTER OPERATION**

The LTC2270 is a low power, two-channel, 16-bit, 20Msps A/D converter that is powered by a single 1.8V supply. The analog inputs must be driven differentially. The encode input can be driven differentially, or single ended for lower power consumption. The digital outputs can be CMOS, double data rate CMOS (to halve the number of output lines), or double data rate LVDS (to reduce digital noise in the system.) Many additional features can be chosen by programming the mode control registers through a serial SPI port.

#### **ANALOG INPUT**

The analog inputs are differential CMOS sample-and-hold circuits (Figure 2). The inputs should be driven differentially around a common mode voltage set by the  $V_{CM1}$  or  $V_{CM2}$  output pins, which are nominally  $V_{DD}/2$ . For the 2.1V input range, the inputs should swing from  $V_{CM}-525\text{mV}$  to  $V_{CM}+525\text{mV}$ . There should be 180° phase difference between the inputs.




Figure 2. Equivalent Input Circuit. Only One of the Two Analog Channels Is Shown

The two channels are simultaneously sampled by a shared encode circuit (Figure 2).

#### **INPUT DRIVE CIRCUITS**

#### Input filtering

If possible, there should be an RC lowpass filter right at the analog inputs. This lowpass filter isolates the drive circuitry from the A/D sample-and-hold switching, and also limits wideband noise from the drive circuitry. Figure 3 shows an example of an input RC filter. The RC component values should be chosen based on the application's input frequency.

#### **Transformer Coupled Circuits**

Figure 3 shows the analog input being driven by an RF transformer with a center-tapped secondary. The center tap is biased with  $V_{CM}$ , setting the A/D input at its optimal DC level. At higher input frequencies a transmission line balun transformer (Figure 4 to Figure 5) has better balance, resulting in lower A/D distortion.





Figure 3. Analog Input Circuit Using a Transformer. Recommended for Input Frequencies from 1MHz to 40MHz

#### **Amplifier Circuits**

Figure 6 shows the analog input being driven by a high speed differential amplifier. The output of the amplifier is AC-coupled to the A/D so the amplifier's output common mode voltage can be optimally set to minimize distortion.

If DC coupling is necessary, use a differential amplifier with an output common mode set by the LTC2270  $V_{CM}$  pin (Figure 7).



T1: MA/COM MABA-007159-000000 T2: COILCRAFT WBC1-1TL RESISTORS, CAPACITORS ARE 0402 PACKAGE SIZE

Figure 4. Recommended Front-End Circuit for Input Frequencies from 5MHz to 80MHz




Figure 5. Recommended Front-End Circuit for Input Frequencies Above 80MHz

#### Reference

The LTC2270 has an internal 1.25V voltage reference. For a 2.1V input range using the internal reference, connect SENSE to  $V_{DD}$ . For a 1.05V input range using the internal reference, connect SENSE to ground. For a 2.1V input range with an external reference, apply a 1.25V reference voltage to SENSE (Figure 9).

The input range can be adjusted by applying a voltage to SENSE that is between 0.625V and 1.30V. The input range will then be 1.68  $\bullet$  V<sub>SENSE</sub>.

The  $V_{REF}$ , REFH and REFL pins should be bypassed as shown in Figure 8. A low inductance 2.2 $\mu$ F interdigitated capacitor is recommended for the bypass between REFH and REFL. This type of capacitor is available at a low cost from multiple suppliers.




Figure 6. Front-End Circuit Using a High Speed Differential Amplifier




Figure 7. DC-Coupled Amplifier






Figure 8a. Reference Circuit

Alternatively C1 can be replaced by a standard  $2.2\mu F$  capacitor between REFH and REFL (see Figure 8b). The capacitors should be as close to the pins as possible (not on the back side of the circuit board).

Figure 8c and Figure 8d show the recommended circuit board layout for the REFH/REFL bypass capacitors. Note that in Figure 8c, every pin of the interdigitated capacitor (C1) is connected since the pins are not internally connected in some vendors' capacitors. In Figure 8d the REFH and




Figure 8b. Alternative REFH/REFL Bypass Circuit

REFL pins are connected by short jumpers in an internal layer. To minimize the inductance of these jumpers they can be placed in a small hole in the GND plane on the second board layer.




Figure 8c. Recommended Layout for the REFH/REFL Bypass Circuit in Figure 8a




Figure 8d. Recommended Layout for the REFH/REFL Bypass Circuit in Figure 8b




Figure 9. Using an External 1.25V Reference

#### **Encode Inputs**

The signal quality of the encode inputs strongly affects the A/D noise performance. The encode inputs should be treated as analog signals – do not route them next to digital traces on the circuit board. There are two modes of operation for the encode inputs: the differential encode mode (Figure 10), and the single-ended encode mode (Figure 11).

The differential encode mode is recommended for sinusoidal, PECL, or LVDS encode inputs (Figure 12 and Figure 13). The encode inputs are internally biased to 1.2V through  $10k\Omega$  equivalent resistance. The encode inputs can be taken above  $V_{DD}$  (up to 3.6V), and the common mode range is from 1.1V to 1.6V. In the differential encode






Figure 10. Equivalent Encode Input Circuit for Differential Encode Mode




Figure 11. Equivalent Encode Input Circuit for Single-Ended Encode Mode




Figure 12. Sinusoidal Encode Drive




Figure 13. PECL or LVDS Encode Drive

mode, ENC<sup>-</sup> should stay at least 200mV above ground to avoid falsely triggering the single ended encode mode. For good jitter performance ENC<sup>+</sup> and ENC<sup>-</sup> should have fast rise and fall times

The single-ended encode mode should be used with CMOS encode inputs. To select this mode, ENC $^-$  is connected to ground and ENC $^+$  is driven with a square wave encode input. ENC $^+$  can be taken above V<sub>DD</sub> (up to 3.6V) so 1.8V to 3.3V CMOS logic levels can be used. The ENC $^+$  threshold is 0.9V. For good jitter performance ENC $^+$  should have fast rise and fall times.

If the encode signal is turned off or drops below approximately 500kHz, the A/D enters nap mode.

#### **Clock Duty Cycle Stabilizer**

For good performance the encode signal should have a 50% ( $\pm 5\%$ ) duty cycle. If the optional clock duty cycle stabilizer circuit is enabled, the encode duty cycle can vary from 10% to 90% and the duty cycle stabilizer will maintain a constant 50% internal duty cycle. If the encode signal changes frequency, the duty cycle stabilizer circuit requires one hundred clock cycles to lock onto the input clock. The duty cycle stabilizer is enabled by mode control register A2 (serial programming mode), or by  $\overline{\text{CS}}$  (parallel programming mode).

For applications where the sample rate needs to be changed quickly, the clock duty cycle stabilizer can be disabled. If the duty cycle stabilizer is disabled, care should be taken to make the sampling clock have a 50% ( $\pm 5\%$ ) duty cycle. The duty cycle stabilizer should not be used below 2Msps.

#### **DIGITAL OUTPUTS**

#### **Digital Output Modes**

The LTC2270 can operate in three digital output modes: full rate CMOS, double data rate CMOS (to halve the number of output lines), or double data rate LVDS (to reduce digital noise in the system.) The output mode is set by mode control register A3 (serial programming mode), or by SCK (parallel programming mode). Note that double data rate CMOS cannot be selected in the parallel programming mode.

LINEAD TECHNOLOGY

2270f

#### **Full Rate CMOS Mode**

In full rate CMOS mode the data outputs (D1\_0 to D1\_15 and D2\_0 to D2\_15), overflow (OF2, OF1), and the data output clocks (CLKOUT+, CLKOUT-) have CMOS output levels. The outputs are powered by  $OV_{DD}$  and OGND which are isolated from the A/D core power and ground.  $OV_{DD}$  can range from 1.1V to 1.9V, allowing 1.2V through 1.8V CMOS logic outputs.

For good performance the digital outputs should drive minimal capacitive loads. If the load capacitance is larger than 10pF a digital buffer should be used.

#### **Double Data Rate CMOS Mode**

In Double Data Rate CMOS mode, two data bits are multiplexed and output on each data pin. This reduces the number of digital lines by seventeen, simplifying board routing and reducing the number of input pins needed to receive the data. The data outputs (D1\_0\_1, D1\_2\_3, D1\_4\_5, D1\_6\_7, D1\_8\_9, D1\_10\_11, D1\_12\_13, D1\_14\_15, D2\_0\_1, D2\_2\_3, D2\_4\_5, D2\_6\_7, D2\_8\_9, D2\_10\_11, D2\_12\_13, D2\_14\_15), overflow (OF2\_1), and the data output clocks (CLKOUT+, CLKOUT-) have CMOS output levels. The outputs are powered by  $\rm OV_{DD}$  and OGND which are isolated from the A/D core power and ground.  $\rm OV_{DD}$  can range from 1.1V to 1.9V, allowing 1.2V through 1.8V CMOS logic outputs. Note that the overflow for both ADC channels is multiplexed onto the OF2\_1 pin.

For good performance the digital outputs should drive minimal capacitive loads. If the load capacitance is larger than 10pF a digital buffer should be used.

#### **Double Data Rate LVDS Mode**

In double data rate LVDS mode, two data bits are multiplexed and output on each differential output pair. There are eight LVDS output pairs per ADC channel (D1\_0\_1+/D1\_0\_1- through D1\_14\_15+/D1\_14\_15- and D2\_0\_1+/D2\_0\_1- through D2\_14\_15+/D2\_14\_15-) for the digital output data. Overflow (OF2\_1+/OF2\_1-) and the data

output clock (CLKOUT+/CLKOUT-) each have an LVDS output pair. Note that the overflow for both ADC channels is multiplexed onto the OF2\_1+/OF2\_1- output pair.

By default the outputs are standard LVDS levels: 3.5mA output current and a 1.25V output common mode voltage. An external  $100\Omega$  differential termination resistor is required for each LVDS output pair. The termination resistors should be located as close as possible to the LVDS receiver.

The outputs are powered by  $OV_{DD}$  and OGND which are isolated from the A/D core power and ground. In LVDS mode,  $OV_{DD}$  must be 1.8V.

#### **Programmable LVDS Output Current**

In LVDS mode, the default output driver current is 3.5mA. This current can be adjusted by serially programming mode control register A3. Available current levels are 1.75mA, 2.1mA, 2.5mA, 3mA, 3.5mA, 4mA and 4.5mA.

#### **Optional LVDS Driver Internal Termination**

In most cases using just an external  $100\Omega$  termination resistor will give excellent LVDS signal integrity. In addition, an optional internal  $100\Omega$  termination resistor can be enabled by serially programming mode control register A3. The internal termination helps absorb any reflections caused by imperfect termination at the receiver. When the internal termination is enabled, the output driver current is doubled to maintain the same output voltage swing.

#### **Overflow Bit**

The overflow output bit outputs a logic high when the analog input is either over-ranged or under-ranged. The overflow bit has the same pipeline latency as the data bits. In Full-Rate CMOS mode each ADC channel has its own overflow pin (OF1 for channel 1, OF2 for channel 2). In DDR CMOS or DDR LVDS mode the overflow for both ADC channels is multiplexed onto the OF2\_1 output.



#### **Phase Shifting the Output Clock**

In Full Rate CMOS mode the data output bits normally change at the same time as the falling edge of CLKOUT<sup>+</sup>, so the rising edge of CLKOUT<sup>+</sup> can be used to latch the output data. In Double Data Rate CMOS and LVDS modes the data output bits normally change at the same time as the falling and rising edges of CLKOUT<sup>+</sup>. To allow adequate set-up and hold time when latching the data, the CLKOUT<sup>+</sup> signal may need to be phase shifted relative to the data output bits. Most FPGAs have this feature; this is generally the best place to adjust the timing.

The LTC2270 can also phase shift the CLKOUT+/CLKOUT-signals by serially programming mode control register A2. The output clock can be shifted by 0°, 45°, 90°, or 135°. To use the phase shifting feature the clock duty cycle stabilizer must be turned on. Another control register bit can invert the polarity of CLKOUT+ and CLKOUT-, independently of the phase shift. The combination of these two features enables phase shifts of 45° up to 315° (Figure 14).

#### **DATA FORMAT**

Table 1 shows the relationship between the analog input voltage, the digital data output bits and the overflow bit. By default the output data format is offset binary. The 2's complement format can be selected by serially programming mode control register A4.

Table 1. Output Codes vs Input Voltage

| A <sub>IN</sub> <sup>+</sup> – A <sub>IN</sub> <sup>-</sup><br>(2V Range) | 0F | D15-D0<br>(OFFSET BINARY) | D15-D0<br>(2's COMPLEMENT) |
|---|----|---------------------------|----------------------------|
| >1.000000V  | 1  | 1111 1111 1111 1111       | 0111 1111 1111 1111        |
| +0.999970V  | 0  | 1111 1111 1111 1111       | 0111 1111 1111 1111        |
| +0.999939V  | 0  | 1111 1111 1111 1110       | 0111 1111 1111 1110        |
| +0.000030V  | 0  | 1000 0000 0000 0001       | 0000 0000 0000 0001        |
| +0.000000V  | 0  | 1000 0000 0000 0000       | 0000 0000 0000 0000        |
| -0.000030V  | 0  | 0111 1111 1111 1111       | 1111 1111 1111 1111        |
| -0.000061V  | 0  | 0111 1111 1111 1110       | 1111 1111 1111 1110        |
| -0.999939V  | 0  | 0000 0000 0000 0001       | 1000 0000 0000 0001        |
| -1.000000V  | 0  | 0000 0000 0000 0000       | 1000 0000 0000 0000        |
| <-1.000000V   | 1  | 0000 0000 0000 0000       | 1000 0000 0000 0000        |




Figure 14. Phase Shifting CLKOUT

#### **Digital Output Randomizer**

Interference from the A/D digital outputs is sometimes unavoidable. Digital interference may be from capacitive or inductive coupling or coupling through the ground plane. Even a tiny coupling factor can cause unwanted tones in the ADC output spectrum. By randomizing the digital output before it is transmitted off chip, these unwanted tones can be randomized which reduces the unwanted tone amplitude.

The digital output is randomized by applying an exclusive-OR logic operation between the LSB and all other data output bits. To decode, the reverse operation is applied – an exclusive-OR operation is applied between the LSB and all other bits. The LSB, OF and CLKOUT outputs are not affected. The output randomizer is enabled by serially programming mode control register A4.

#### **Alternate Bit Polarity**

Another feature that reduces digital feedback on the circuit board is the alternate bit polarity mode. When this mode is enabled, all of the odd bits (D1, D3, D5, D7, D9, D11, D13, D15) are inverted before the output buffers. The even bits (D0, D2, D4, D6, D8, D10, D12, D14), OF and CLKOUT are not affected. This can reduce digital currents in the circuit board ground plane and reduce digital noise, particularly for very small analog input signals.

When there is a very small signal at the input of the A/D that is centered around mid-scale, the digital outputs toggle between mostly 1's and mostly 0's. This simultaneous switching of most of the bits will cause large currents in the ground plane. By inverting every other bit, the alternate bit polarity mode makes half of the bits transition high while half of the bits transition low. This cancels current flow in the ground plane, reducing the digital noise.

The digital output is decoded at the receiver by inverting the odd bits (D1, D3, D5, D7, D9, D11, D13, D15.) The alternate bit polarity mode is independent of the digital output randomizer – either, both or neither function can be on at the same time. The alternate bit polarity mode is enabled by serially programming mode control register A4.




Figure 15. Functional Equivalent of Digital Output Randomizer




Figure 16. Decoding a Randomized Digital Output Signal

