

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Octal, 14-Bit + Sign, 1.5Msps/Ch Simultaneous Sampling ADC

FEATURES

- 1.5Msps/Ch Throughput Rate
- Eight Simultaneously Sampling Channels
- Guaranteed 14-Bit, No Missing Codes
- 8V_{P-P} Differential Inputs with Wide Input Common Mode Range
- 81dB SNR (Typ) at f_{IN} = 500kHz
- -90dB THD (Typ) at $f_{IN} = 500$ kHz
- Guaranteed Operation to 125°C
- Single 3.3V or 5V Supply
- Low Drift (20ppm/°C Max) 2.048V or 4.096V Internal Reference
- 1.8V to 2.5V I/O Voltages
- CMOS or LVDS SPI-Compatible Serial I/O
- Power Dissipation 20mW/Ch (Typ)
- Small 52-Lead (7mm × 8mm) QFN Package

APPLICATIONS

- High Speed Data Acquisition Systems
- Communications
- Optical Networking
- Multiphase Motor Control


DESCRIPTION


The LTC®2320-14 is a low noise, high speed octal 14-bit + sign successive approximation register (SAR) ADC with differential inputs and wide input common mode range. Operating from a single 3.3V or 5V supply, the LTC2320-14 has an $8V_{P-P}$ differential input range, making it ideal for applications which require a wide dynamic range with high common mode rejection. The LTC2320-14 achieves $\pm 1LSB$ INL typical, no missing codes at 14 bits and 81dB SNR.

The LTC2320-14 has an onboard low drift (20ppm/°C max) 2.048V or 4.096V temperature-compensated reference. The LTC2320-14 also has a high speed SPI-compatible serial interface that supports CMOS or LVDS. The fast 1.5Msps per channel throughput with no latency makes the LTC2320-14 ideally suited for a wide variety of high speed applications. The LTC2320-14 dissipates only 20mW per channel and offers nap and sleep modes to reduce the power consumption to $26\mu W$ for further power savings during inactive periods.

LT, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and ThinSOT is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION






232014f

ABSOLUTE MAXIMUM RATINGS

(Notes 1, 2)

PIN CONFIGURATION



ORDER INFORMATION http://www.linear.com/product/LTC2320-14#orderinfo

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
|--------------------|----------------------|---------------|---------------------------------|-------------------|
| LTC2320CUKG-14#PBF | LTC2320CUKG-14#TRPBF | LTC2320UKG-14 | 52-Lead (7mm × 8mm) Plastic QFN | 0°C to 70°C |
| LTC2320IUKG-14#PBF | LTC2320IUKG-14#TRPBF | LTC2320UKG-14 | 52-Lead (7mm × 8mm) Plastic QFN | -40°C to 85°C |
| LTC2320HUKG-14#PBF | LTC2320HUKG-14#TRPBF | LTC2320UKG-14 | 52-Lead (7mm × 8mm) Plastic QFN | -40°C to 125°C |

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ (Note 4).

| SYMBOL | PARAMETER | CONDITIONS | | MIN | TYP | MAX | UNITS |
|----------------------------------|--|------------------------------------|---|----------------|-----|-----------------|-------|
| V_{IN}^+ | Absolute Input Range (A _{IN} ⁺ to A _{IN} ⁻) | (Note 5) | • | 0 | | V _{DD} | V |
| V_{IN}^- | Absolute Input Range (A _{IN} ⁺ to A _{IN} ⁻) | (Note 5) | • | 0 | | V _{DD} | V |
| $\overline{V_{IN}^+ - V_{IN}^-}$ | Input Differential Voltage Range | $V_{IN} = V_{IN}^+ - V_{IN}^-$ | • | -REFOUT1,2,3,4 | | REFOUT1,2,3,4 | V |
| V_{CM} | Common Mode Input Range | $V_{CM} = (V_{IN}^+ - V_{IN}^-)/2$ | • | 0 | | V _{DD} | V |
| I _{IN} | Analog Input DC Leakage Current | | • | -1 | | 1 | μА |
| C _{IN} | Analog Input Capacitance | | | | 10 | | pF |
| CMRR | Input Common Mode Rejection Ratio | f _{IN} = 500kHz | | | 102 | | dB |
| V _{IHCNV} | CNV High Level Input Voltage | | • | 1.5 | | | V |
| V _{ILCNV} | CNV Low Level Input Voltage | | • | | | 0.5 | V |
| I _{INCNV} | CNV Input Current | | • | -10 | | 10 | μΑ |

CONVERTER CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25 \,^{\circ}\text{C}$ (Note 4).

| SYMBOL PARAMETER | | CONDITIONS | | MIN TYP | | MAX | UNITS | |
|------------------|--------------------------------|--|---|---------|-------|------|--------------------|--|
| | Resolution | | • | 14 | | | Bits | |
| | No Missing Codes | | • | 14 | | | Bits | |
| | Transition Noise | | | | 0.8 | | LSB _{RMS} | |
| INL | Integral Linearity Error | (Note 6) | • | -3 | ±1 | 3 | LSB | |
| DNL | Differential Linearity Error | | • | -0.99 | ±0.4 | 0.99 | LSB | |
| BZE | Bipolar Zero-Scale Error | (Note 7) | • | -3 | 0 | 3 | LSB | |
| | Bipolar Zero-Scale Error Drift | | | | 0.005 | | LSB/°C | |
| FSE | Bipolar Full-Scale Error | V _{REFOUT1,2,3,4} = 4.096V (REFBUFEN Grounded) (Note 7) | • | -8 | 0 | 8 | LSB | |
| | Bipolar Full-Scale Error Drift | V _{REFOUT1,2,3,4} = 4.096V (REFBUFEN Grounded) | | | 15 | | ppm/°C | |

DYNAMIC ACCURACY The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $A_{IN} = -1 dBFS$ (Notes 4, 8).

| SYMBOL | PARAMETER | CONDITIONS | | MIN | TYP | MAX | UNITS |
|--------|--------------------------------------|---|---|------|------|-----|-------------------|
| SINAD | Signal-to-(Noise + Distortion) Ratio | f _{IN} = 500kHz, V _{REFOUT1,2,3,4} = 4.096V, Internal Reference | • | 75.5 | 80 | | dB |
| | | f _{IN} = 500kHz, V _{REFOUT1,2,3,4} = 5V, External Reference | | | 84 | - | dB |
| SNR | Signal-to-Noise Ratio | f _{IN} = 500kHz, V _{REFOUT1,2,3,4} = 4.096V, Internal Reference | • | 76.5 | 81 | | dB |
| | | f _{IN} = 500kHz, V _{REFOUT1,2,3,4} = 5V, External Reference | | | 82.5 | | dB |
| THD | Total Harmonic Distortion | f _{IN} = 500kHz, V _{REFOUT1,2,3,4} = 4.096V, Internal Reference | • | | -90 | -77 | dB |
| | | f _{IN} = 500kHz, V _{REFOUT1,2,3,4} = 5V, External Reference | | | -91 | | dB |
| SFDR | Spurious Free Dynamic Range | f _{IN} = 500kHz, V _{REFOUT1,2,3,4} = 4.096V, Internal Reference | • | 77 | 93 | | dB |
| | | f _{IN} = 500kHz, V _{REFOUT1,2,3,4} = 5V, External Reference | | | 93 | | dB |
| | -3dB Input Bandwidth | | | | 55 | | MHz |
| | Aperture Delay | | | | 500 | | ps |
| | Aperture Delay Matching | | | | 500 | | ps |
| | Aperture Jitter | | | | 1 | | ps _{RMS} |
| | Transient Response | Full-Scale Step | | | 3 | | ns |

INTERNAL REFERENCE CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ (Note 4).

| SYMBOL | PARAMETER | CONDITIONS | | MIN | TYP | MAX | UNITS |
|----------------------------|--|--|---|----------------|----------------|----------------|----------|
| V _{REFOUT1,2,3,4} | Internal Reference Output Voltage | 4.75V < V _{DD} < 5.25V 3.13V < V _{DD} < 3.47V | • | 4.078 2.034 | 4.096 2.048 | 4.115 2.064 | V |
| | V _{REF} Temperature Coefficient | (Note 14) | • | | 3 | 20 | ppm/°C |
| | REFOUT1,2,3,4 Output Impedance | | | | 0.25 | | Ω |
| | V _{REFOUT1,2,3,4} Line Regulation | 4.75V < V _{DD} < 5.25V | | | 0.3 | | mV/V |
| I _{REFOUT1,2,3,4} | External Reference Current | REFBUFEN = 0V REFOUT1,2,3,4 = 4.096V REFOUT1,2,3,4 = 2.048V (Notes 9, 10) | | | 385 204 | | Ац Ац |

DIGITAL INPUTS AND DIGITAL OUTPUTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ (Note 4).

| SYMBOL | PARAMETER | CONDITIONS | | MIN | TYP | MAX | UNITS |
|---------------------|--|---|---|------------------------|-----|------------------------|-------|
| CMOS Dig | gital Inputs and Outputs | CMOS/LVDS = GND | | | | | |
| V_{IH} | High Level Input Voltage | | • | 0.8 • OV _{DD} | | | V |
| V_{IL} | Low Level Input Voltage | | • | | | 0.2 • OV _{DD} | V |
| I _{IN} | Digital Input Current | V _{IN} = 0V to 0V _{DD} | • | -10 | | 10 | μA |
| C _{IN} | Digital Input Capacitance | | • | | 5 | | pF |
| V _{OH} | High Level Output Voltage | $I_0 = -500\mu A$ | • | 0V _{DD} - 0.2 | | | V |
| V_{0L} | Low Level Output Voltage | Ι ₀ = 500μΑ | • | | | 0.2 | V |
| I _{OZ} | Hi-Z Output Leakage Current | V _{OUT} = 0V to 0V _{DD} | • | -10 | | 10 | μА |
| I _{SOURCE} | Output Source Current | V _{OUT} = 0V | • | | -10 | | mA |
| I _{SINK} | Output Sink Current | $V_{OUT} = OV_{DD}$ | • | | 10 | | mA |
| LVDS Dig | ital Inputs and Outputs | $\overline{\text{CMOS}}/\text{LVDS} = \text{OV}_{\text{DD}}$ | | | | | |
| V _{ID} | LVDS Differential Input Voltage | 100 Ω Differential Termination OV _{DD} = 2.5V | • | 240 | | 600 | mV |
| V _{IS} | LVDS Common Mode Input Voltage | 100Ω Differential Termination $OV_{DD} = 2.5V$ | • | 1 | | 1.45 | V |
| $\overline{V_{OD}}$ | LVDS Differential Output Voltage | 100Ω Differential Termination $OV_{DD} = 2.5V$ | • | 220 | 350 | 600 | mV |
| V _{OS} | LVDS Common Mode Output Voltage | 100Ω Differential Termination $OV_{DD} = 2.5V$ | • | 0.85 | 1.2 | 1.4 | V |
| $V_{\rm OD_LP}$ | Low Power LVDS Differential Output Voltage | 100Ω Differential Termination OV _{DD} = 2.5V | • | 100 | 200 | 350 | mV |
| V_{OS_LP} | Low Power LVDS Common Mode Output Voltage | 100 Ω Differential Termination $OV_{DD} = 2.5V$ | • | 0.85 | 1.2 | 1.4 | V |



POWER REQUIREMENTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25\,^{\circ}\text{C}$ (Note 4).

| SYMBOL | PARAMETER | CONDITIONS | | MIN | TYP | MAX | UNITS |
|------------------------------------|---|---|---|--------------|-----------------|--------------------|----------------|
| V_{DD} | Supply Voltage | 5V Operation 3.3V Operation | • | 4.75 3.13 | | 5.25 3.47 | V |
| $\overline{IV_{DD}}$ | Supply Current | 1.5Msps Sample Rate (IN+ = IN- = 0V) | • | | 31 | 38 | mA |
| CMOS I/O Mode | CMOS/LVDS = GND | | | | | | |
| $\overline{OV_{DD}}$ | Supply Voltage | | • | 1.71 | | 2.63 | V |
| I _{OVDD} | Supply Current | 1.5Msps Sample Rate (C _L = 5pF) | • | | 4.4 | 7.0 | mA |
| I _{NAP} | Nap Mode Current | Conversion Done (I _{VDD}) | • | | 5.3 | 6.2 | mA |
| I _{SLEEP} | Sleep Mode Current | Sleep Mode (I _{VDD} + I _{OVDD}) | • | | 20 | 110 | μА |
| P _{D_3.3V} | Power Dissipation | V _{DD} = 3.3V, 1.5Msps Sample Rate Nap Mode Sleep Mode | • | | 102 18 20 | 130 20.6 355 | mW mW μW |
| P _{D_5V} | Power Dissipation | V _{DD} = 5V, 1.5Msps Sample Rate Nap Mode Sleep Mode | • | | 162 27 30 | 208 31.2 525 | mW mW μW |
| LVDS I/O Mode | $\overline{\text{CMOS}}/\text{LVDS} = \text{OV}_{\text{DD}}, \text{OV}_{\text{DI}}$ | _D = 2.5V | | | | | |
| $\overline{\text{OV}_{\text{DD}}}$ | Supply Voltage | | • | 2.37 | | 2.63 | V |
| I _{OVDD} | Supply Current | 1.5Msps Sample Rate ($C_L = 5pF$, $R_L = 100\Omega$) | • | | 26 | 34 | mA |
| I _{NAP} | Nap Mode Current | Conversion Done (I _{VDD}) | • | | 5.3 | 6.2 | mA |
| I _{SLEEP} | Sleep Mode Current | Sleep Mode (I _{VDD} + I _{OVDD}) | • | | 20 | 110 | μА |
| P _{D_3.3V} | Power Dissipation | V _{DD} = 3.3V, 1.5Msps Sample Rate Nap Mode Sleep Mode | • | | 151 52 80 | 195 58 355 | mW mW μW |
| P _{D_5V} | Power Dissipation | V _{DD} = 5V, 1.5Msps Sample Rate Nap Mode Sleep Mode | • | | 214 60 30 | 280 68.5 525 | mW mW μW |

RDC TIMING CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ (Note 4).

| SYMBOL | PARAMETER | CONDITIONS | | MIN | TYP | MAX | UNITS |
|--------------------------|---|---|---|-------|-----|------|-------|
| f _{SMPL} | Maximum Sampling Frequency | | • | | | 1.5 | Msps |
| t _{CYC} | Time Between Conversions | (Note 11) t _{CYC} = t _{CNVH} + t _{CONV} + t _{READOUT} | • | 0.667 | | 1000 | μs |
| t _{CONV} | Conversion Time | | • | | | 450 | ns |
| t _{CNVH} | CNV High Time | | • | 30 | | | ns |
| t _{ACQUISITION} | Sampling Aperture | (Note 11) t _{ACQUISITION} = t _{CYC} - t _{CONV} | | | 215 | | ns |
| t _{WAKE} | REFOUT1,2,3,4 Wake-Up Time | C _{REFOUT1,2,3,4} = 10μF | | | 50 | | ms |
| CMOS I/O Mod | le, SDR $\overline{CMOS}/LVDS = GND, \overline{SDR}/DDR = GN$ | D | | | | | |
| t _{SCK} | SCK Period | (Note 13) | • | 9.1 | | | ns |
| t _{SCKH} | SCK High Time | | • | 4.1 | | | ns |
| t _{SCKL} | SCK Low Time | | • | 4.1 | | | ns |
| t _{HSDO_SDR} | SDO Data Remains Valid Delay from CLKOUT↓ | C _L = 5pF (Note 12) | • | 0 | | 1.5 | ns |
| t _{DSCKCLKOUT} | SCK to CLKOUT Delay | (Note 12) | • | 2 | | 4.5 | ns |

232014f



ADC TIMING CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ (Note 4).

| SYMBOL | PARAMETER | CONDITIONS | | MIN | TYP | MAX | UNITS |
|-------------------------|---|--------------------------------|---|------|-----|-----|-------|
| t _{DCNVSDOZ} | Bus Relinquish Time After CNV↑ | (Note 11) | • | | | 3 | ns |
| t _{DCNVSDOV} | SDO Valid Delay from CNV↓ | (Note 11) | | | | 3 | ns |
| t _{DSCKHCNVH} | SCK Delay Time to CNV↑ | (Note 11) | | 0 | | | ns |
| CMOS I/O Mode | e, DDR $\overline{CMOS}/LVDS = GND$, $\overline{SDR}/DDR = OV_1$ | DD | | | | | |
| t _{SCK} | SCK Period | | | 18.2 | | | ns |
| t _{SCKH} | SCK High Time | | | 8.2 | | | ns |
| t _{SCKL} | SCK Low Time | | | 8.2 | | | ns |
| t _{HSDO_DDR} | SDO Data Remains Valid Delay from CLKOUT↓ | C _L = 5pF (Note 12) | | 0 | | 1.5 | ns |
| t _{DSCKCLKOUT} | SCK to CLKOUT Delay | (Note 12) | | 2 | | 4.5 | ns |
| t _{DCNVSDOZ} | Bus Relinquish Time After CNV↑ | (Note 11) | | | | 3 | ns |
| t _{DCNVSDOV} | SDO Valid Delay from CNV↓ | (Note 11) | | | | 3 | ns |
| t _{DSCKHCNVH} | SCK Delay Time to CNV↑ | (Note 11) | | 0 | | | ns |
| LVDS I/O Mode | , SDR $\overline{CMOS}/LVDS = OV_{DD}$, $\overline{SDR}/DDR = GND$ | | | | | | |
| t _{SCK} | SCK Period | | | 3.3 | | | ns |
| t _{SCKH} | SCK High Time | | | 1.5 | | | ns |
| t _{SCKL} | SCK Low Time | | | 1.5 | | | ns |
| t _{HSDO_SDR} | SDO Data Remains Valid Delay from CLKOUT↓ | C _L = 5pF (Note 12) | | 0 | | 1.5 | ns |
| t _{DSCKCLKOUT} | SCK to CLKOUT Delay | (Note 12) | | 2 | | 4 | ns |
| t _{DSCKHCNVH} | SCK Delay Time to CNV↑ | (Note 11) | | 0 | | | ns |
| LVDS I/O Mode | , DDR $\overline{CMOS}/LVDS = OV_{DD}$, $\overline{SDR}/DDR = OV_{D}$ | _D = 2.5V | | | | | |
| t _{SCK} | SCK Period | | | 6.6 | | | ns |
| t _{SCKH} | SCK High Time | | | 3 | | | ns |
| t _{SCKL} | SCK Low Time | | | 3 | | | ns |
| t _{HSDO_DDR} | SDO Data Remains Valid Delay from CLKOUT↓ | C _L = 5pF | | 0 | | 1.5 | ns |
| t _{DSCKCLKOUT} | SCK to CLKOUT Delay | | | 2 | | 4 | ns |
| t _{DSCKHCNVH} | SCK Delay Time to CNV↑ | (Note 11) | | 0 | | | ns |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to ground.

Note 3: When these pin voltages are taken below ground, or above V_{DD} or OV_{DD} , they will be clamped by internal diodes. This product can handle input currents up to 100mA below ground, or above V_{DD} or OV_{DD} , without latch-up.

Note 4: $V_{DD} = 5V$, $OV_{DD} = 2.5V$, REFOUT1,2,3,4 = 4.096V, $f_{SMPL} = 1.5MHz$.

Note 5: Recommended operating conditions.

Note 6: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 7: Bipolar zero error is the offset voltage measured from -0.5LSB when the output code flickers between 000 0000 0000 0000 and 111 1111 1111. Full-scale bipolar error is the worst-case of -FS or +FS

untrimmed deviation from ideal first and last code transitions and includes the effect of offset error.

Note 8: All specifications in dB are referred to a full-scale $\pm 4.096V$ input with REF = 4.096V.

Note 9: When REFOUT1,2,3,4 is overdriven, the internal reference buffer must be turned off by setting REFBUFEN = 0V.

Note 10: $f_{SMPL} = 1.5MHz$, $I_{REFOUT1,2,3,4}$ varies proportionally with sample rate.

Note 11: Guaranteed by design, not subject to test.

Note 12: Parameter tested and guaranteed at $OV_{DD} = 1.71V$ and $OV_{DD} = 2.5V$.

Note 13: t_{SCK} of 9.1ns allows a shift clock frequency up to 105MHz for rising edge capture.

Note 14: Temperature coefficient is calculated by dividing the maximum change in output voltage by the specified temperature range.

Note 15: $\overline{\text{CNV}}$ is driven from a low jitter digital source, typically at OV_{DD} logic levels.



ADC TIMING CHARACTERISTICS







Figure 1. Voltage Levels for Timing Specifications


TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{DD} = 5V$, $OV_{DD} = 2.5V$, REFOUT1,2,3,4 = 4.096V, $f_{SMPL} = 1.5 Msps$, unless otherwise noted.










32k Point FFT, f_{SMPL} = 1.5Msps, $f_{IN} = 500kHz$ 0 SNR = 81.1dB THD = -90.2dB SINAD = 80.8dB -20SFDR = 94.7dB-40 AMPLITUDE (dBFS) -60 -100 -120 -1400 0.1 0.2 0.3 0.4 0.5 0.6 FREQUENCY (MHz)






THD, Harmonics vs Input








232014f


232014 G04

TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{DD} = 5V$, $OV_{DD} = 2.5V$, REFOUT1,2,3,4 = 4.096V, $f_{SMPL} = 1.5$ Msps, unless otherwise noted.







Crosstalk vs Input Frequency




Step Response (Large Signal Settling)




Step Response (Fine Settling)




External Reference Supply Current vs Sample Frequency




REF Output vs Temperature




Offset Error vs Temperature



Supply Current vs Sample Frequency



OV_{DD} Current vs SCK Frequency, $C_{LOAD} = 10pF$



232014f



PIN FUNCTIONS

Pins that are the same for all digital I/O modes.

 A_{IN6}^+ , A_{IN6}^- (Pins 2, 1): Analog Differential Input Pins. Full-scale range ($A_{IN6}^+ - A_{IN6}^-$) is ±REFOUT3 voltage. These pins can be driven from V_{DD} to GND.

GND (Pins 3, 7, 12, 18, 26, 32, 38, 46, 49): Ground. These pins and exposed pad (Pin 53) must be tied directly to a solid ground plane.

 A_{IN5}^+ , A_{IN5}^- (Pins 5, 4): Analog Differential Input Pins. Full-scale range ($A_{IN5}^+ - A_{IN5}^-$) is ±REFOUT3 voltage. These pins can be driven from V_{DD} to GND.

REFOUT3 (Pin 6): Reference Buffer 3 Output. An onboard buffer nominally outputs 4.096V to this pin. This pin is referred to GND and should be decoupled closely to the pin with a 10μF (X5R, 0805 size) ceramic capacitor. The internal buffer driving this pin may be disabled by grounding the REFBUFEN pin. If the buffer is disabled, an external reference may drive this pin in the range of 1.25V to 5V.

REF (Pin 8): Common 4.096V reference output. Decouple to GND with a $1\mu F$ low ESR ceramic capacitor. May be overdriven with a single external reference to establish a common reference for ADC cores 1 through 4.

REFOUT2 (**Pin 9**): Reference Buffer 2 Output. An onboard buffer nominally outputs 4.096V to this pin. This pin is referred to GND and should be decoupled closely to the pin with a 10μF (X5R, 0805 size) ceramic capacitor. The internal buffer driving this pin may be disabled by grounding the REFBUFEN pin. If the buffer is disabled, an external reference may drive this pin in the range of 1.25V to 5V.

 A_{IN4}^+ , A_{IN4}^- (Pins 11, 10): Analog Differential Input Pins. Full-scale range $(A_{IN4}^+ - A_{IN4}^-)$ is ±REFOUT2 voltage. These pins can be driven from V_{DD} to GND.

 A_{IN3}^+ , A_{IN3}^- (Pins 14, 13): Analog Differential Input Pins. Full-scale range ($A_{IN3}^+ - A_{IN3}^-$) is ±REFOUT2 voltage. These pins can be driven from V_{DD} to GND.

V_{DD} (**Pins 15, 21, 44, 52**): Power Supply. Bypass V_{DD} to GND with a 10 μ F ceramic capacitor and a 0.1 μ F ceramic capacitor close to the part. The V_{DD} pins should be shorted together and driven from the same supply.

 A_{IN2}^+ , A_{IN2}^- (Pins 17, 16): Analog Differential Input Pins. Full-scale range $(A_{IN2}^+ - A_{IN2}^-)$ is ±REFOUT1 voltage. These pins can be driven from V_{DD} to GND.

 A_{IN1}^+ , A_{IN1}^- (Pins 20, 19): Analog Differential Input Pins. Full-scale range ($A_{IN1}^+ - A_{IN1}^-$) is ±REFOUT1 voltage. These pins can be driven from V_{DD} to GND.

REFOUT1 (Pin 22): Reference Buffer 1 Output. An onboard buffer nominally outputs 4.096V to this pin. This pin is referred to GND and should be decoupled closely to the pin with a $10\mu F$ (X5R, 0805 size) ceramic capacitor. The internal buffer driving this pin may be disabled by grounding the REFBUFEN pin. If the buffer is disabled, an external reference may drive this pin in the range of 1.25V to 5V.

SDR/DDR (Pin 23): Double Data Rate Input. Controls the frequency of SCK and CLKOUT. Tie to GND for the falling edge of SCK to shift each serial data output (Single Data Rate, SDR). Tie to OV_{DD} to shift serial data output on each edge of SCK (Double Data Rate, DDR). CLKOUT will be a delayed version of SCK for both pin states.

 $\overline{\text{CNV}}$ (Pin 24): Convert Input. This pin, when high, defines the acquisition phase. When this pin is driven low, the conversion phase is initiated and output data is clocked out. This input must be driven at OV_{DD} levels with a low jitter pulse. This pin is unaffected by the $\overline{\text{CMOS}}/\text{LVDS}$ pin.

CMOS/LVDS (Pin 25): I/O Mode Select. Ground this pin to enable CMOS mode, tie to OV_{DD} to enable LVDS mode. Float this pin to enable low power LVDS mode.

 $0V_{DD}$ (Pins 31, 37): I/O Interface Digital Power. The range of OV_{DD} is 1.71V to 2.63V. This supply is nominally set to the same supply as the host interface (CMOS: 1.8V or 2.5V, LVDS: 2.5V). Bypass OV_{DD} to GND (Pins 32 and 38) with 0.1µF capacitors.



PIN FUNCTIONS

REFBUFEN (Pin 43): Reference Buffer Output Enable. Tie to V_{DD} when using the internal reference. Tie to ground to disable the internal REFOUT1–4 buffers for use with external voltage references. This pin has a 500k internal pull-up to V_{DD} .

REFOUT4 (Pin 45): Reference Buffer 4 Output. An onboard buffer nominally outputs 4.096V to this pin. This pin is referred to GND and should be decoupled closely to the pin with a $10\mu\text{F}$ (X5R, 0805 size) ceramic capacitor. The internal buffer driving this pin may be disabled by grounding the REFBUFEN pin. If the buffer is disabled, an external reference may drive this pin in the range of 1.25V to 5V.

 A_{IN8}^+ , A_{IN8}^- (Pins 48, 47): Analog Differential Input Pins. Full-scale range ($A_{IN8}^+ - A_{IN8}^-$) is ±REFOUT4 voltage. These pins can be driven from V_{DD} to GND.

 A_{IN7}^+ , A_{IN7}^- (Pins 51, 50): Analog Differential Input Pins. Full-scale range ($A_{IN7}^+ - A_{IN7}^-$) is ±REFOUT4 voltage. These pins can be driven from V_{DD} to GND.

Exposed Pad (Pin 53): Ground. Solder this pad to ground.

CMOS DATA OUTPUT OPTION ($\overline{CMOS}/LVDS = LOW$)

SD01 (Pin 27): CMOS Serial Data Output for ADC Channel 1. The conversion result is shifted MSB first on each falling edge of SCK in SDR mode and each SCK edge in DDR mode. 16 SCK edges are required for 14-bit conversion data to be read from A_{IN1} on SD01 in SDR mode, 16 SCK edges in DDR mode. Supplying more clocks will yield data from subsequent channels (CH2, CH3, CH4, CH5, CH6, CH7, CH8).

SD02 (**Pin 28**): CMOS Serial Data Output for ADC Channel 2. The conversion result is shifted MSB first on each falling edge of SCK in SDR mode and each SCK edge in DDR mode. 16 SCK edges are required for 14-bit conversion data to be read from A_{IN2} on SD02 in SDR mode, 16 SCK edges in DDR mode. Supplying more clocks will yield data from subsequent channels (CH3, CH4, CH5, CH6, CH7, CH8, CH1).

SD03 (Pin 29): CMOS Serial Data Output for ADC Channel 3. The conversion result is shifted MSB first on each falling edge of SCK in SDR mode and each SCK edge in DDR mode. 16 SCK edges are required for 14-bit conversion data to be read from A_{IN3} on SD03 in SDR mode, 16 SCK edges in DDR mode. Supplying more clocks will yield data from subsequent channels (CH4, CH5, CH6, CH7, CH8, CH1, CH2).

SD04 (Pin 30): CMOS Serial Data Output for ADC Channel 4. The conversion result is shifted MSB first on each falling edge of SCK in SDR mode and each SCK edge in DDR mode. 16 SCK edges are required for 14-bit conversion data to be read from A_{IN4} on SD04 in SDR mode, 16 SCK edges in DDR mode. Supplying more clocks will yield data from subsequent channels (CH5, CH6, CH7, CH8, CH1, CH2, CH3).

CLKOUT (**Pin 33**): Serial Data Clock Output. CLKOUT provides a skew-matched clock to latch the SDO output at the receiver (FPGA). The logic level is determined by OV_{DD} . This pin echoes the input at SCK with a small delay.

CLKOUTEN (**Pin 34**): CLKOUT can be disabled by tying Pin 34 to OV_{DD} for a small power savings. If CLKOUT is used, ground this pin.

SD05 (Pin 35): CMOS Serial Data Output for ADC Channel 5. The conversion result is shifted MSB first on each falling edge of SCK in SDR mode and each SCK edge in DDR mode. 16 SCK edges are required for 14-bit conversion data to be read from A_{IN5} on SD05 in SDR mode, 16 SCK edges in DDR mode. Supplying more clocks will yield data from subsequent channels (CH6, CH7, CH8, CH1, CH2, CH3, CH4).

SD06 (Pin 36): CMOS Serial Data Output for ADC Channel 6. The conversion result is shifted MSB first on each falling edge of SCK in SDR mode and each SCK edge in DDR mode. 16 SCK edges are required for 14-bit conversion data to be read from A_{IN6} on SD06 in SDR mode, 16 SCK edges in DDR mode. Supplying more clocks will yield data from subsequent channels (CH7, CH8, CH1, CH2, CH3, CH4, CH5).

LINEAR TECHNOLOGY

PIN FUNCTIONS

SD07 (Pin 39): CMOS Serial Data Output for ADC Channel 7. The conversion result is shifted MSB first on each falling edge of SCK in SDR mode and each SCK edge in DDR mode. 16 SCK edges are required for 14-bit conversion data to be read from A_{IN7} on SD07 in SDR mode, 16 SCK edges in DDR mode. Supplying more clocks will yield data from subsequent channels (CH8, CH1, CH2, CH3, CH4, CH5, CH6).

SD08 (Pin 40): CMOS Serial Data Output for ADC Channel 8. The conversion result is shifted MSB first on each falling edge of SCK in SDR mode and each SCK edge in DDR mode. 16 SCK edges are required for 14-bit conversion data to be read from A_{IN8} on SD08 in SDR mode, 16 SCK edges in DDR mode. Supplying more clocks will yield data from subsequent channels (CH1, CH2, CH3, CH4, CH5, CH6, CH7).

SCK (**Pin 41**): Serial Data Clock Input. The falling edge of this clock shifts the conversion result MSB first onto the SDO pins in SDR mode (DDR = LOW). In DDR mode (\overline{SDR}/DDR = HIGH) each edge of this clock shifts the conversion result MSB first onto the SDO pins. The logic level is determined by OV_{DD} .

DNC (Pin 42): In CMOS mode do not connect this pin.

LVDS DATA OUTPUT OPTION ($\overline{\text{CMOS}}/\text{LVDS} = \text{HIGH OR FLOAT}$)

SDOA⁺, **SDOA**⁻ (**Pins 27, 28**): LVDS Serial Data Output for ADC Channels 1 and 2. The conversion result is shifted CH1 MSB first on each falling edge of SCK in SDR mode and each SCK edge in DDR mode. 32 SCK edges are required for 14-bit conversion data to be read from A_{IN1} and A_{IN2} on SDOA in SDR mode, 16 SCK edges in DDR mode. Supplying more clocks will yield data from subsequent channels (CH3, CH4, CH5, CH6, CH7, CH8). Terminate with a 100Ω resistor at the receiver (FPGA).

SDOB+, **SDOB-** (**Pins 29**, **30**): LVDS Serial Data Output for ADC Channels 3 and 4. The conversion result is shifted CH3 MSB first on each falling edge of SCK in SDR mode and

each SCK edge in DDR mode. 32 SCK edges are required for 14-bit conversion data to be read from A_{IN3} and A_{IN4} on SDOB in SDR mode, 16 SCK edges in DDR mode. Supplying more clocks will yield data from subsequent channels (CH5, CH6, CH7, CH8, CH1, CH2). Terminate with a 100Ω resistor at the receiver (FPGA).

CLKOUT⁺, **CLKOUT**⁻ (**Pins 33, 34**): Serial Data Clock Output. CLKOUT provides a skew-matched clock to latch the SDO output at the receiver. These pins echo the input at SCK with a small delay. These pins must be differentially terminated by an external 100Ω resistor at the receiver (FPGA).

SDOC⁺, **SDOC**⁻ (**Pins 35**, **36**): LVDS Serial Data Output for ADC channels 5 and 6. The conversion result is shifted CH5 MSB first on each falling edge of SCK in SDR mode and each SCK edge in DDR mode. 32 SCK edges are required for 14-bit conversion data to be read from A_{IN5} and A_{IN6} on SDOA in SDR mode, 16 SCK edges in DDR mode. Supplying more clocks will yield data from subsequent channels (CH7, CH8, CH1, CH2, CH3, CH4). Terminate with a 100Ω resistor at the receiver (FPGA).


SDOD⁺, **SDOD**⁻ (**Pins 39, 40**): LVDS Serial Data Output for ADC Channels 7 and 8. The conversion result is shifted CH7 MSB first on each falling edge of SCK in SDR mode and each SCK edge in DDR mode. 32 SCK edges are required for 14-bit conversion data to be read from A_{IN7} and A_{IN8} on SDOA in SDR mode, 16 SCK edges in DDR mode. Supplying more clocks will yield data from subsequent channels (CH1, CH2, CH3, CH4, CH5, CH6). Terminate with a 100Ω resistor at the receiver (FPGA).

SCK⁺, **SCK**⁻ (**Pins 41**, **42**): Serial Data Clock Input. The falling edge of this clock shifts the conversion result MSB first onto the SDO pins in SDR mode ($\overline{SDR}/DDR = LOW$). In DDR mode ($\overline{SDR}/DDR = HIGH$) each edge of this clock shifts the conversion result MSB first onto the SDO pins. These pins must be differentially terminated by an external 100Ω resistor at the receiver (ADC).




FUNCTIONAL BLOCK DIAGRAM

CMOS IO Mode



FUNCTIONAL BLOCK DIAGRAM


LVDS IO Mode






TIMING DIAGRAM

SDR Mode, CMOS (Reading 1 Channel per SDO)




DDR Mode, CMOS (Reading 1 Channel per SDO)




TIMING DIAGRAM

SDR Mode, LVDS (Reading 2 Channels per SDO Pair)



DDR Mode, LVDS (Reading 2 Channels per SDO Pair)





OVERVIEW

The LTC2320-14 is a low noise, high speed 14-bit successive approximation register (SAR) ADC with differential inputs and a wide input common mode range. Operating from a single 3.3V or 5V supply, the LTC2320-14 has a $4V_{P-P}$ or $8V_{P-P}$ differential input range, making it ideal for applications which require a wide dynamic range. The LTC2320-14 achieves ±1LSB INL typical, no missing codes at 14 bits and 81dB SNR.

The LTC2320-14 has an onboard reference buffer and low drift (20ppm/°C max) 4.096V temperature-compensated reference. The LTC2320-14 also has a high speed SPI-compatible serial interface that supports CMOS or LVDS. The fast 1.5Msps per channel throughput with one-cycle latency makes the LTC2320-14 ideally suited for a wide variety of high speed applications. The LTC2320-14 dissipates only 20mW per channel. Nap and sleep modes are also provided to reduce the power consumption of the LTC2320-14 during inactive periods for further power savings.

CONVERTER OPERATION

The LTC2320-14 operates in two phases. During the acquisition phase, the sample capacitor is connected to the analog input pins A_{IN}^+ and A_{IN}^- to sample the differential analog input voltage, as shown in Figure 3. A falling edge on the \overline{CNV} pin initiates a conversion. During the conversion phase, the 14-bit CDAC is sequenced through a successive approximation algorithm effectively comparing the sampled input with binary-weighted fractions of the reference voltage (e.g., $V_{REFOUT}/2$, $V_{REFOUT}/4$... $V_{REFOUT}/32768$) using a differential comparator. At the end of conversion, a CDAC output approximates the sampled analog input. The ADC control logic then prepares the 14-bit digital output code for serial transfer.

TRANSFER FUNCTION

The LTC2320-14 digitizes the full-scale voltage of 2 • REFOUT into 2^{15} levels, resulting in a 15-bit resolution size of $250\mu V$ with REFBUF = 4.096V. The ideal transfer function is shown in Figure 2. The output data is in 2's

complement format. When driven by fully differential inputs, the transfer function spans 2^{15} codes. When driven by pseudo differential inputs, the transfer function spans 2^{14} codes.

Table 1: Code Ranges for the Analog Input Operational Modes

| MODE | Span (V _{IN} ⁺ – V _{IN} ⁻) | Min Code | Max Code |
|---------------------|---|---------------|---------------|
| Fully Differential | -REFOUT to | 100 0000 0000 | 011 1111 1111 |
| | +REFOUT | 0000 | 1111 |
| Pseudo-Differential | -REFOUT/2 to | 110 0000 0000 | 001 1111 1111 |
| Bipolar | +REFOUT/2 | 0000 | 1111 |
| Pseudo-Differential | 0 to REFOUT | 000 0000 0000 | 011 1111 1111 |
| Unipolar | | 0000 | 1111 |




Figure 2. LTC2320-14 Transfer Function

Analog Input

The differential inputs of the LTC2320-14 provide great flexibility to convert a wide variety of analog signals with no configuration required. The LTC2320-14 digitizes the difference voltage between the A_{IN}^+ and A_{IN}^- pins while supporting a wide common mode input range. The analog input signals can have an arbitrary relationship to each other, provided that they remain between V_{DD} and GND. The LTC2320-14 can also digitize more limited classes of analog input signals such as pseudo-differential unipolar/bipolar and fully differential with no configuration required.

The analog inputs of the LTC2320-14 can be modeled by the equivalent circuit shown in Figure 3. The back-to-back diodes at the inputs form clamps that provide ESD protection. In the acquisition phase, 10pF (C_{IN}) from the sampling capacitor in series with approximately 15Ω (R_{ON}) from the on-resistance of the sampling switch

232014f






Figure 3. The Equivalent Circuit for the Differential Analog Input of the LTC2320-14

is connected to the input. Any unwanted signal that is common to both inputs will be reduced by the common mode rejection of the ADC sampler. The inputs of the ADC core draw a small current spike while charging the C_{IN} capacitors during acquisition.

Single-Ended Signals

Single-ended signals can be directly digitized by the LTC2320-14. These signals should be sensed pseudo-differentially for improved common mode rejection. By connecting the reference signal (e.g., ground sense) of the main analog signal to the other A_{IN} pin, any noise or disturbance common to the two signals will be rejected by the high CMRR of the ADC. The LTC2320-14 flexibility handles both pseudo-differential unipolar and bipolar signals, with no configuration required. The wide common

mode input range relaxes the accuracy requirements of any signal conditioning circuits prior to the analog inputs.

Pseudo-Differential Bipolar Input Range

The pseudo-differential bipolar configuration represents driving one of the analog inputs at a fixed voltage, typically $V_{REF}/2$, and applying a signal to the other A_{IN} pin. In this case the analog input swings symmetrically around the fixed input yielding bipolar two's complement output codes with an ADC span of half of full-scale. This configuration is illustrated in Figure 4, and the corresponding transfer function in Figure 5. The fixed analog input pin need not be set at $V_{REF}/2$, but at some point within the V_{DD} rails allowing the alternate input to swing symmetrically around this voltage. If the input signal $(A_{IN}{}^+ - A_{IN}{}^-)$ swings beyond $\pm REFOUT1,2,3,4/2$, valid codes will be generated by the ADC and must be clamped by the user, if necessary.

Pseudo-Differential Unipolar Input Range

The pseudo-differential unipolar configuration represents driving one of the analog inputs at ground and applying a signal to the other A_{IN} pin. In this case, the analog input swings between ground and V_{REF} yielding unipolar two's complement output codes with an ADC span of half of full-scale. This configuration is illustrated in Figure 6, and the corresponding transfer function in Figure 7. If the input signal $(A_{IN}{}^{+}-A_{IN}{}^{-})$ swings negative, valid codes will be generated by the ADC and must be clamped by the user, if necessary.




Figure 4. Pseudo-Differential Bipolar Application Circuit






Figure 5. Pseudo-Differential Bipolar Transfer Function




Figure 6. Pseudo-Differential Unipolar Application Circuit




Figure 7. Pseudo-Differential Unipolar Transfer Function

LINEAR

Single-Ended-to-Differential Conversion

While single-ended signals can be directly digitized as previously discussed, single-ended to differential conversion circuits may also be used when higher dynamic range is desired. By producing a differential signal at the inputs of the LTC2320-14, the signal swing presented to the ADC is maximized, thus increasing the achievable SNR.

The LT®1819 high speed dual operational amplifier is recommended for performing single-ended-to-differential conversions, as shown in Figure 8. In this case, the first amplifier is configured as a unity-gain buffer and the single-ended input signal directly drives the high impedance input of this amplifier.

Fully-Differential Inputs

To achieve the best distortion performance of the LTC2320-14, we recommend driving a fully-differential signal through LT1819 amplifiers configured as two unity-gain buffers, as shown in Figure 9. This circuit achieves the full data sheet THD specification of –90dB at input frequencies up to 500kHz. A fully-differential input signal can span the maximum full-scale of the ADC, up to

 \pm REFOUT1,2,3,4. The common mode input voltage can span the entire supply range up to V_{DD} , limited by the input signal swing. The fully-differential configuration is illustrated in Figure 10, with the corresponding transfer function illustrated in Figure 11.

INPUT DRIVE CIRCUITS

A low impedance source can directly drive the high impedance inputs of the LTC2320-14 without gain error. A high impedance source should be buffered to minimize settling time during acquisition and to optimize the distortion performance of the ADC. Minimizing settling time is important even for DC inputs, because the ADC inputs draw a current spike during acquisition.

For best performance, a buffer amplifier should be used to drive the analog inputs of the LTC2320-14. The amplifier provides low output impedance to minimize gain error and allows for fast settling of the analog signal during the acquisition phase. It also provides isolation between the signal source and the ADC inputs, which draw a small current spike during acquisition.




Figure 8. Single-Ended to Differential Driver




Figure 9. LT1819 Buffering a Fully-Differential Signal Source




Figure 10. Fully-Differential Application Circuit




Figure 11. Fully-Differential Transfer Function

Input Filtering

The noise and distortion of the buffer amplifier and signal source must be considered since they add to the ADC noise and distortion. Noisy input signals should be filtered prior to the buffer amplifier input with a low bandwidth filter to minimize noise. The simple 1-pole RC lowpass filter shown in Figure 12 is sufficient for many applications.

The sampling switch on-resistance (R_{ON}) and the sample capacitor (C_{IN}) form a second lowpass filter that limits the input bandwidth to the ADC core to 110MHz. A buffer amplifier with a low noise density must be selected to minimize the degradation of the SNR over this bandwidth.

High quality capacitors and resistors should be used in the RC filters since these components can add distortion. NPO and silver mica type dielectric capacitors have excellent linearity. Carbon surface mount resistors can generate distortion from self heating and from damage that may occur during soldering. Metal film surface mount resistors are much less susceptible to both problems.

ADC REFERENCE

Internal Reference

The LTC2320-14 has an on-chip, low noise, low drift (20ppm/°C max), temperature compensated bandgap reference. It is internally buffered and is available at REF (Pin 8). The reference buffer gains the internal reference voltage to 4.096V for supply voltages $V_{DD}=5V$ and to 2.048V for $V_{DD}=3.3V$. The REF pin also drives the four internal reference buffers with a current limited output (250µA) so it may be easily overdriven with an external reference in the range of 1.25V to 5V. Bypass REF to GND with a 1µF (X5R, 0805 size) ceramic capacitor to compensate the reference buffer and minimize noise. The 1µF capacitor should be as close as possible to the LTC2320-14 package to minimize wiring inductance. The voltage on the REF pin must be externally buffered if used for external circuitry.




Figure 12. Input Signal Chain

Table 2. Reference Configurations and Ranges

| REFERENCE CONFIGURATION | V _{DD} | REFBUFEN | REF PIN | REFOUT1,2,3,4 PIN | DIFFERENTIAL INPUT Range Pin |
|---|-----------------|----------|-------------|----------------------|---------------------------------|
| Internal Reference with Internal Buffers | 5V | 5V | 4.096V | 4.096V | ±4.096V |
| | 3.3V | 3.3V | 2.048V | 2.048V | ±2.048V |
| Common External Reference with Internal Buffer (REF Pin | 5V | 5V | 1.25V to 5V | 1.25V to 3.3V | ±1.25V to ±5V |
| Externally Overdriven) | 3.3V | 3.3V | 1.25V to 5V | 1.25V to 3.3V | ±1.25V to ±3.3V |
| External Reference with REF Buffers Disabled | 5V | 0V | 4.096V | 1.25V to 5V | ±1.25V to ±5V |
| | 3.3V | 0V | 2.048V | 1.25V to 3.3V | ±1.25V to ±3.3V |




External Reference

The internal REFOUT1,2,3,4 buffers can also be overdriven from 1.25V to 5V with an external reference at REFOUT1,2,3,4 as shown in Figure 13 (c). To do so, REFBUFEN must be grounded to disable the REF buffers. A 55k internal resistance loads the REFOUT1,2,3,4 pins when the REF buffers are disabled. To maximize the input signal swing and corresponding SNR, the LTC6655-5 is


3.3V TO 5V VDD
REFBUFEN
REF
LTC2320-14
REFOUT1
REFOUT2
REFOUT3
REFOUT3
REFOUT4
GND
232014 F133

(13a) LTC2320-14 Internal Reference Circuit

recommended when overdriving REFOUT. The LTC6655-5 offers the same small size, accuracy, drift and extended temperature range as the LTC6655-4.096. By using a 5V reference, a higher SNR can be achieved. We recommend bypassing the LTC6655-5 with a $10\mu F$ ceramic capacitor (X5R, 0805 size) close to each of the REFOUT1,2,3,4 pins. If the REF pin voltage is used as a REFOUT reference when REFBUFEN is connected to GND, it should be buffered externally.



(13b) LTC2320-14 with a Shared External Reference Circuit



(13c) LTC2320-14 with Different External Reference Voltages

Figure 13. Reference Connections



232014f

Internal Reference Buffer Transient Response

The REFOUT1,2,3,4 pins of the LTC2320-14 draw charge (Q_{CONV}) from the external bypass capacitors during each conversion cycle. If the internal reference buffer is overdriven, the external reference must provide all of this charge with a DC current equivalent to $I_{REF} = Q_{CONV}/t_{CYC}$. Thus, the DC current draw of IRFFOLIT1 234 depends on the sampling rate and output code. In applications where a burst of samples is taken after idling for long periods, as shown in Figure 14, IREFRUE quickly goes from approximately ~75µA to a maximum of 500µA for REFOUT = 5V at 1.5Msps. This step in DC current draw triggers a transient response in the external reference that must be considered since any deviation in the voltage at REFOUT will affect the accuracy of the output code. Due to the one-cycle conversion latency, the first conversion result at the beginning of a burst sampling period will be invalid. If an external reference is used to overdrive REFOUT1,2,3,4, the fast settling LTC6655 reference is recommended.




Figure 14. CNV Waveform Showing Burst Sampling




Figure 15. Transient Response of the LTC2320-14

DYNAMIC PERFORMANCE

Fast Fourier transform (FFT) techniques are used to test the ADC's frequency response, distortion and noise at the rated throughput. By applying a low distortion sine wave and analyzing the digital output using an FFT algorithm, the ADC's spectral content can be examined for frequencies outside the fundamental. The LTC2320-14 provides guaranteed tested limits for both AC distortion and noise measurements.

Signal-to-Noise and Distortion Ratio (SINAD)

The signal-to-noise and distortion ratio (SINAD) is the ratio between the RMS amplitude of the fundamental input frequency and the RMS amplitude of all other frequency components at the A/D output. The output is bandlimited to frequencies from above DC and below half the sampling frequency. Figure 16 shows that the LTC2320-14 achieves a typical SINAD of 80dB at a 1.5MHz sampling rate with a 500kHz input.

Signal-to-Noise Ratio (SNR)

The signal-to-noise ratio (SNR) is the ratio between the RMS amplitude of the fundamental input frequency and the RMS amplitude of all other frequency components except the first five harmonics and DC. Figure 16 shows that the LTC2320-14 achieves a typical SNR of 81dB at a 1.5MHz sampling rate with a 500kHz input.




Figure 16. 32k Point FFT of the LTC2320-14

