## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

LTC2335-16 16-Bit, 1Msps 8-Channel Differential $\pm 10.24 \mathrm{~V}$ Input SoftSpan ADC with Wide Input Common Mode Range DESCRIPTIOn

## feATURES

- 1Msps Throughput
- $\pm 1$ LSB INL (Maximum)
- Guaranteed 16-Bit, No Missing Codes
- Differential, Wide Common Mode Range Inputs
- 8-Channel Multiplexer with SoftSpan Input Ranges: $\pm 10.24 \mathrm{~V}$, 0 V to $10.24 \mathrm{~V}, \pm 5.12 \mathrm{~V}$, 0 V to 5.12 V $\pm 12.5 \mathrm{~V}, 0 \mathrm{~V}$ to $12.5 \mathrm{~V}, \pm 6.25 \mathrm{~V}$, 0 V to 6.25 V
- 94.4dB Single-Conversion SNR (Typical)
- -109 dB THD (Typical) at $\mathrm{f}_{\mathrm{IN}}=2 \mathrm{kHz}$
- 118dB CMRR, 125dB Active Crosstalk (Typical)
- Rail-to-Rail Input Overdrive Tolerance
- Programmable Sequencer with No-Latency Control
- Guaranteed Operation to $125^{\circ} \mathrm{C}$
- Integrated Reference and Buffer (4.096V)
- SPI CMOS (1.8V to 5V) and LVDS Serial I/0
- No Pipeline Delay, No Cycle Latency
- 180mW Power Dissipation (Typical)
- 48-Lead ( $7 \mathrm{~mm} \times 7 \mathrm{~mm}$ ) LQFP Package


## APPLICATIONS

- Programmable Logic Controllers
- Industrial Process Control
- Power Line Monitoring
- Test and Measurement

The LTC ${ }^{\circledR 2335-16 ~ i s ~ a ~} 16$-bit, low noise 8 -channel multiplexed successive approximation register (SAR) ADC with differential, wide common mode range inputs. Operating froma5V low voltage supply, flexible high voltage supplies, and using the internal reference and buffer, this SoftSpan ${ }^{\text {TM }}$ ADC can be configured on a conversion-by-conversion basis to accept $\pm 10.24 \mathrm{~V}$, 0 V to $10.24 \mathrm{~V}, \pm 5.12 \mathrm{~V}$, or 0 V to 5.12 V signals on any channel. Alternately, the ADC may be programmed to cycle through a sequence of channels and ranges without further user intervention.
The wide input common mode range and 118 dB CMRR of the LTC2335-16 analog inputs allow the ADC to directly digitize a variety of signals, simplifying signal chain design. This input signal flexibility, combined with $\pm 1 \mathrm{LSB}$ INL, no missing codes at 16 bits, and 94.4 dB SNR, makes the LTC2335-16 an ideal choice for many high voltage applications requiring wide dynamic range.
The LTC2335-16 supports pin-selectable SPI CMOS (1.8V to 5V) and LVDS serial interfaces.
$\boldsymbol{\Sigma} \boldsymbol{\top}$, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and SoftSpan is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 7705765, 7961132, 8319673. Other Patents pending.

TYPICAL APPLICATION



## ABSOLUTG MAXIMUM RATINGS

(Notes 1, 2)
Supply Voltage ( $\mathrm{V}_{\text {CC }}$ ) $\qquad$ -0.3 V to $\left(\mathrm{V}_{\mathrm{EE}}+40 \mathrm{~V}\right)$
Supply Voltage ( $\mathrm{V}_{\mathrm{EE}}$ ) $\qquad$ -17.4 V to 0.3 V
Supply Voltage Difference ( $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}$ )...................... 40 V
Supply Voltage (VDD) .................................................6V
Supply Voltage ( $0 V_{\text {DD }}$ )...............................................6V
Internal Regulated Supply Bypass (VDLBYP) ... (Note 3)
Analog Input Voltage
$\mathrm{INO}^{+}$to $\mathrm{IN}^{+}$,
INO- to IN7 ${ }^{-}$(Note 4) ......... $\left(\mathrm{V}_{\mathrm{EE}}-0.3 \mathrm{~V}\right)$ to $\left(\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\right)$
REFIN. $\qquad$ -0.3 V to 2.8 V
REFBUF, CNV (Note 5) ............. -0.3 V to ( $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ )
Digital Input Voltage (Note 5)..... -0.3 V to ( $0 \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ )
Digital Output Voltage (Note 5) .. -0.3 V to ( $0 \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ )
Power Dissipation $\qquad$
Operating Temperature Range
LTC2335C $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ LTC2335I ............................................ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ LTC2335H......................................... $40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Storage Temperature Range .................. $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

## pIn COnfiGURATIOn



## ORDER INFORMATION

| LEAD FREE FINISH | TRAY | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC2335CLX-16\#PBF | LTC2335CLX-16\#PBF | LTC2335LX-16 | $48-$ Lead $(7 \mathrm{~mm} \times 7 \mathrm{~mm})$ Plastic LQFP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC2335ILX-16\#PBF | LTC2335ILX-16\#PBF | LTC2335LX-16 | $48-$ Lead $(7 \mathrm{~mm} \times 7 \mathrm{~mm})$ Plastic LQFP | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC2335HLX-16\#PBF | LTC2335HLX-16\#PBF | LTC2335LX-16 | $48-$ Lead $(7 \mathrm{~mm} \times 7 \mathrm{~mm})$ Plastic LQFP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 6)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}{ }^{+}$ | Absolute Input Range (INO ${ }^{+}$to IN7 ${ }^{+}$) | (Note 7) | $\bullet$ | $V_{E E}$ |  | $\mathrm{V}_{\text {CC }}-4$ | V |
| $\mathrm{V}_{\text {IN }}{ }^{-}$ | Absolute Input Range ( $\mathrm{INO}^{-}$to $\mathrm{INT}^{-}$) | (Note 7) | $\bullet$ | $\mathrm{V}_{\mathrm{EE}}$ |  | $\mathrm{V}_{\text {CC }}-4$ | V |
| $\mathrm{V}_{1 \mathrm{IN}^{+}} \mathrm{V}_{\text {IN }}$ | Input Differential Voltage Range | SoftSpan 7: $\pm 2.5 \bullet V_{\text {REFBuF }}$ Range (Note 7 ) <br> SoftSpan 6: $\pm 2.5 \bullet V_{\text {REFBUF/ }} 1.024$ Range (Note 7) <br> SoftSpan 5: OV to $2.5 \cdot V_{\text {Refbuf }}$ Range (Note 7) <br> SoftSpan 4: OV to 2.5 • $V_{\text {REFBUF }} / 1.024$ Range (Note 7) <br> SoftSpan 3: $\pm 1.25 \bullet V_{\text {REFBUF }}$ Range (Note 7) <br> SoftSpan 2: $\pm 1.25 \bullet V_{\text {REFBUF }} / 1.024$ Range (Note 7) <br> SoftSpan 1: OV to $1.25 \cdot V_{\text {ReFBuF }}$ Range (Note 7) <br> SoftSpan 0: OV to $1.25 \bullet \vee_{\text {REFBuF }} / 1.024$ Range (Note 7 ) | $\stackrel{\bullet}{\bullet}$ | $-2.5 \bullet V_{\text {REEBUF }}$ $-2.5 \bullet V_{\text {REEBUF }} / 1.024$ 0 0 $-1.25 \bullet V_{\text {REFBUF }}$ $-1.25 \bullet V_{\text {REFBUF }} / 1.024$ 0 0 |  | $2.5 \bullet V_{\text {REFBUF }}$ $2.5 \bullet V_{\text {RefBuF }} 1.024$ <br> $2.5 \bullet V_{\text {REFBUF }}$ $2.5 \bullet V_{\text {ReFBuF }} 1.024$ <br> $1.25 \cdot V_{\text {REFBUF }}$ $1.25 \cdot V_{\text {REFBUF }} / 1.024$ $1.25 \cdot V_{\text {REFBUF }}$ $1.25 \cdot V_{\text {REFBUF }} / 1.024$ | V V V V V $V$ $V$ $V$ |
| $V_{\text {CM }}$ | Input Common Mode Voltage Range | (Note 7) | $\bullet$ | $\mathrm{V}_{\mathrm{EE}}$ |  | $\mathrm{V}_{\text {CC }}-4$ | V |
| $\mathrm{V}_{\text {IN }}+-\mathrm{V}_{\text {IN }}$ | Input Differential Overdrive Tolerance | (Note 8) | $\bullet$ | $-\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}\right)$ |  | $\left(V_{C C}-V_{\text {EE }}\right)$ | V |
| In | Analog Input Leakage Current |  | $\bullet$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{ClN}_{1 \mathrm{~N}}$ | Analog Input Capacitance | Sample Mode Hold Mode |  |  | $\begin{aligned} & 50 \\ & 10 \end{aligned}$ |  | pF |
| CMRR | Input Common Mode Rejection Ratio | $\mathrm{V}_{\text {IN }}+=\mathrm{V}_{\text {IN }}=18 \mathrm{~V}_{\text {P-P }} 200 \mathrm{~Hz}$ Sine | $\bullet$ | 100 | 118 |  | dB |
| VIHCNV | CNV High Level Input Voltage |  | $\bullet$ | 1.3 |  |  | V |
| VILCNV | CNV Low Level Input Voltage |  | $\bullet$ |  |  | 0.5 | V |
| IIncNV | CNV Input Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ | $\bullet$ | -10 |  | 10 | $\mu \mathrm{A}$ |

## COПVERTER CHARACTERISTICS The • denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 9)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Resolution |  | $\bullet$ | 16 |  |  | Bits |
|  | No Missing Codes |  | $\bullet$ | 16 |  |  | Bits |
|  | Transition Noise | SoftSpans 7 and $6: ~ \pm 10.24 \mathrm{~V}$ and $\pm 10 \mathrm{~V}$ Ranges <br> SoftSpans 5 and 4: 0 V to 10.24 V and 0 V to 10 V Ranges <br> SoftSpans 3 and $2: \pm 5.12 \mathrm{~V}$ and $\pm 5 \mathrm{~V}$ Ranges <br> SoftSpans 1 and 0: 0 V to 5.12 V and 0 V to 5 V Ranges |  |  | $\begin{gathered} 0.33 \\ 0.65 \\ 0.5 \\ 1.0 \\ \hline \end{gathered}$ |  | $\begin{array}{\|l} \text { LSB }_{\text {RMS }} \\ \text { LSB }_{\text {RMS }} \\ \text { LSB }_{\text {RMS }} \\ \text { LSB }_{\text {RMS }} \\ \hline \end{array}$ |
| INL | Integral Linearity Error | (Note 10) | $\bullet$ | -1 | $\pm 0.3$ | 1 | LSB |
| DNL | Differential Linearity Error | (Note 11) | $\bullet$ | -0.9 | $\pm 0.2$ | 0.9 | LSB |
| ZSE | Zero-Scale Error | (Note 12) | $\bullet$ | -550 | $\pm 160$ | 550 | $\mu \mathrm{V}$ |
|  | Zero-Scale Error Drift |  |  |  | $\pm 2$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| FSE | Full-Scale Error | (Note 12) | $\bullet$ | -0.1 | $\pm 0.025$ | 0.1 | \%FS |
|  | Full-Scale Error Drift |  |  |  | $\pm 2.5$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |

DY AAMIC ACCURACY The e denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{A}_{I N}=-1 \mathrm{dBFS}$. (Notes 9,13 )

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SINAD | Signal-to-(Noise + Distortion) Ratio | SoftSpans 7 and $6: \pm 10.24 \mathrm{~V}$ and $\pm 10 \mathrm{~V}$ Ranges, $\mathrm{f}_{\mathrm{IN}}=2 \mathrm{kHz}$ SoftSpans 5 and 4: 0 V to 10.24 V and OV to 10 V Ranges, $\mathrm{f}_{\mathrm{I}}=2 \mathrm{kHz}$ SoftSpans 3 and $2: \pm 5.12 \mathrm{~V}$ and $\pm 5 \mathrm{~V}$ Ranges, $\mathrm{f}_{\mathrm{IN}}=2 \mathrm{kHz}$ SoftSpans 1 and $0: 0 \mathrm{~V}$ to 5.12 V and 0 V to 5 V Ranges, $\mathrm{f}_{\mathrm{IN}}=2 \mathrm{kHz}$ |  | $\begin{aligned} & \hline 91.8 \\ & 87.2 \\ & 89.3 \\ & 83.8 \end{aligned}$ | $\begin{aligned} & 94.3 \\ & 90.1 \\ & 92.0 \\ & 87.0 \end{aligned}$ |  | dB dB dB dB |
| SNR | Signal-to-Noise Ratio | SoftSpans 7 and $6: \pm 10.24 \mathrm{~V}$ and $\pm 10 \mathrm{~V}$ Ranges, $\mathrm{f}_{\mathrm{IN}}=2 \mathrm{kHz}$ SoftSpans 5 and 4 : 0 V to 10.24 V and OV to 10 V Ranges, $\mathrm{f}_{\mathrm{IN}}=2 \mathrm{kHz}$ SoftSpans 3 and $2: \pm 5.12 \mathrm{~V}$ and $\pm 5 \mathrm{~V}$ Ranges, $\mathrm{f}_{\mathrm{IN}}=2 \mathrm{kHz}$ SoftSpans 1 and 0 : 0 V to 5.12 V and 0 V to 5 V Ranges, $\mathrm{f}_{\mathrm{IN}}=2 \mathrm{kHz}$ |  | $\begin{aligned} & 92.3 \\ & 87.3 \\ & 89.5 \\ & 83.8 \end{aligned}$ | $\begin{aligned} & 94.4 \\ & 90.1 \\ & 92.0 \\ & 87.0 \end{aligned}$ |  | dB $d B$ $d B$ $d B$ |
| THD | Total Harmonic Distortion | SoftSpans 7 and $6: \pm 10.24 \mathrm{~V}$ and $\pm 10 \mathrm{~V}$ Ranges, $\mathrm{f}_{\mathrm{IN}}=2 \mathrm{kHz}$ SoftSpans 5 and 4: 0 V to 10.24 V and OV to 10 V Ranges, $\mathrm{f}_{\mathrm{I}}=2 \mathrm{kHz}$ SoftSpans 3 and $2: \pm 5.12 \mathrm{~V}$ and $\pm 5 \mathrm{~V}$ Ranges, $\mathrm{f}_{\mathrm{IN}}=2 \mathrm{kHz}$ SoftSpans 1 and 0 : 0 V to 5.12 V and 0 V to 5 V Ranges, $\mathrm{f}_{\mathrm{IN}}=2 \mathrm{kHz}$ |  |  | $\begin{aligned} & -109 \\ & -111 \\ & -113 \\ & -114 \end{aligned}$ | $\begin{gathered} \hline-101 \\ -99 \\ -104 \\ -103 \\ \hline \end{gathered}$ | dB $d B$ $d B$ $d B$ |
| SFDR | Spurious Free Dynamic Range | SoftSpans 7 and 6 : $\pm 10.24 \mathrm{~V}$ and $\pm 10 \mathrm{~V}$ Ranges, $\mathrm{f}_{\mathrm{IN}}=2 \mathrm{kHz}$ <br> SoftSpans 5 and 4: 0 V to 10.24 V and OV to 10 V Ranges, $\mathrm{f}_{\mathrm{IN}}=2 \mathrm{kHz}$ <br> SoftSpans 3 and $2: \pm 5.12 \mathrm{~V}$ and $\pm 5 \mathrm{~V}$ Ranges, $\mathrm{f}_{\mathrm{IN}}=2 \mathrm{kHz}$ <br> SoftSpans 1 and 0: 0 V to 5.12 V and 0 V to 5 V Ranges, $\mathrm{f}_{\mathrm{IN}}=2 \mathrm{kHz}$ |  | $\begin{gathered} 101 \\ 99 \\ 105 \\ 105 \end{gathered}$ | $\begin{aligned} & 110 \\ & 112 \\ & 114 \\ & 115 \end{aligned}$ |  | dB dB dB dB |
|  | Channel-to-Channel Active Crosstalk | Alternating Conversions with 18 V P-p 200 Hz Sine in $\pm 10.24 \mathrm{~V}$ Range, Crosstalk to Any Other Channel |  |  | -125 |  | dB |
|  | -3dB Input Bandwidth |  |  |  | 7 |  | MHz |
|  | Aperture Delay |  |  |  | 1 |  | ns |
|  | Aperture Delay Matching |  |  |  | 150 |  | ps |
|  | Aperture Jitter |  |  |  | 3 |  | pS ${ }_{\text {RMS }}$ |
|  | Transient Response | Full-Scale Step, 0.005\% Settling |  |  | 360 |  | ns |

 operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 9)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {REFIN }}$ | Internal Reference Output Voltage |  | 2.043 | 2.048 | 2.053 | V |
|  | Internal Reference Temperature Coefficient | (Note 14) | $\bullet$ | 5 | 20 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
|  | Internal Reference Line Regulation | V $_{\text {DD }}=4.75 \mathrm{~V}$ to 5.25 V |  | 0.1 | $\mathrm{mV} / \mathrm{V}$ |  |
|  | Internal Reference Output Impedance |  |  | 20 | $\mathrm{k} \Omega$ |  |
| V REFIN | REFIN Voltage Range | REFIN Overdriven (Note 7) |  | 1.25 | 2.2 | V |

REFERENCE BUFFER CHARACTERISTICS
The $\bullet$ denotes the specifications which apply over the full
operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 9)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {REFBUF }}$ | Reference Buffer Output Voltage | REFIN Overdriven, $\mathrm{V}_{\text {REFIN }}=2.048 \mathrm{~V}$ | $\bullet$ | 4.091 | 4.096 | 4.101 | V |
|  | REFBUF Voltage Range | REFBUF Overdriven (Notes 7, 15) | $\bullet$ | 2.5 |  | 5 | V |
|  | REFBUF Input Impedance | $\mathrm{V}_{\text {REFIN }}=0 \mathrm{~V}$, Buffer Disabled |  |  | 13 |  | k $\Omega$ |
| $\mathrm{I}_{\text {REFBUF }}$ | REFBUF Load Current | $V_{\text {REFBUF }}=5 \mathrm{~V}$, (Notes 15, 16) <br> $V_{\text {REFBUF }}=5 V$, Acquisition or Nap Mode (Note 15) | - |  | $\begin{gathered} 1.1 \\ 0.39 \end{gathered}$ | 1.4 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |

## PIGITAL IRPUTS APP PICITALOUTPUTS The o denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 9)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS Digital Inputs and Outputs |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  | $\bullet$ | $0.8 \cdot 0 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  | $\bullet$ |  |  | $0.2 \cdot 0 \mathrm{~V}_{\text {DD }}$ | V |
| IN | Digital Input Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to $0 \mathrm{~V}_{\mathrm{DD}}$ | $\bullet$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Digital Input Capacitance |  |  |  | 5 |  | pF |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{I}_{\text {OUt }}=-500 \mu \mathrm{~A}$ | $\bullet$ | $\mathrm{OV}_{\mathrm{DD}}-0.2$ |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\mathrm{I}_{\text {Out }}=500 \mu \mathrm{~A}$ | $\bullet$ |  |  | 0.2 | V |
| $\mathrm{l}_{0 Z}$ | Hi-Z Output Leakage Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to $\mathrm{OV}_{\text {DD }}$ | $\bullet$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| ISOURCE | Output Source Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  |  | -50 |  | mA |
| ISINK | Output Sink Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}_{\text {DD }}$ |  |  | 50 |  | mA |

LVDS Digital Inputs and Outputs

| VID | Differential Input Voltage |  | - | 200 | 350 | 600 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {ID }}$ | On-Chip Input Termination Resistance | $\begin{aligned} & \overline{\mathrm{CS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {ICM }}=1.2 \mathrm{~V} \\ & \overline{C S}=0 \mathrm{~V}_{\mathrm{DD}} \end{aligned}$ | $\bullet$ | 90 | $\begin{aligned} & 106 \\ & 10 \end{aligned}$ | 125 | $\begin{array}{r} \Omega \\ M \Omega \end{array}$ |
| VICM | Common-Mode Input Voltage |  | $\bullet$ | 0.3 | 1.2 | 2.2 | V |
| ICM | Common-Mode Input Current | $\mathrm{V}_{1 \mathrm{~N}^{+}}=\mathrm{V}_{1 \mathrm{~N}^{-}}=0 \mathrm{~V}$ to O $\mathrm{V}_{\text {DD }}$ | $\bullet$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{0 \mathrm{D}}$ | Differential Output Voltage | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ Differential Termination | $\bullet$ | 275 | 350 | 425 | mV |
| $\mathrm{V}_{\text {OCM }}$ | Common-Mode Output Voltage | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ Differential Termination | $\bullet$ | 1.1 | 1.2 | 1.3 | V |
| $\underline{10 Z}$ | Hi-Z Output Leakage Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to $0 \mathrm{~V}_{\text {DD }}$ | $\bullet$ | -10 |  | 10 | $\mu \mathrm{A}$ |


range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 9)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage |  | $\bullet$ | 0 |  | 38 | V |
| $\mathrm{V}_{\text {EE }}$ | Supply Voltage |  | $\bullet$ | -16.5 |  | 0 | V |
| $V_{\text {CC }}-V_{\text {EE }}$ | Supply Voltage Difference |  | $\bullet$ | 10 |  | 38 | V |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage |  | $\bullet$ | 4.75 | 5.00 | 5.25 | V |
| Ivce | Supply Current | 1Msps Sample Rate Acquisition Mode Nap Mode Power Down Mode | $\stackrel{\bullet}{\bullet}$ |  | $\begin{gathered} 3.5 \\ 3.8 \\ 0.7 \\ 1 \end{gathered}$ | $\begin{aligned} & 4.3 \\ & 4.5 \\ & 0.9 \\ & 15 \end{aligned}$ | mA $m A$ $m A$ $\mu \mathrm{~A}$ |
| IVEE | Supply Current | 1Msps Sample Rate Acquisition Mode Nap Mode Power Down Mode | $\stackrel{\bullet}{\bullet}$ | $\begin{aligned} & -5.1 \\ & -4.9 \\ & -1.1 \\ & -15 \end{aligned}$ | $\begin{gathered} -4.0 \\ -4.0 \\ -0.8 \\ -1 \end{gathered}$ |  | $m A$ $m A$ $m A$ $\mu \mathrm{~A}$ |

## CMOS I/O Mode

| $\mathrm{OV}_{\text {DD }}$ | Supply Voltage |  | $\bullet$ | 1.71 | 5.25 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IVDD | Supply Current | 1Msps Sample Rate <br> 1 Msps Sample Rate, V REFBUF $=5 \mathrm{~V}$ (Note 15) <br> Acquisition Mode <br> Nap Mode <br> Power Down Mode (C-Grade and I-Grade) <br> Power Down Mode (H-Grade) | $\stackrel{\bullet}{\bullet} \stackrel{-}{\bullet}$ | $\begin{gathered} \hline 12.6 \\ 11.3 \\ 1.6 \\ 1.4 \\ 65 \\ 65 \end{gathered}$ | $\begin{gathered} \hline 14.5 \\ 13.0 \\ 2.1 \\ 1.9 \\ 175 \\ 450 \end{gathered}$ | $m A$ $m A$ $m A$ $m A$ $\mu A$ $\mu A$ |
| IoVDD | Supply Current | 1Msps Sample Rate ( $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ ) Acquisition or Nap Mode Power Down Mode | $\stackrel{\bullet}{\bullet}$ | $\begin{gathered} 2.6 \\ 1 \\ 1 \end{gathered}$ | $\begin{aligned} & 4.2 \\ & 20 \\ & 20 \end{aligned}$ | mA $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\overline{P_{D}}$ | Power Dissipation | 1Msps Sample Rate Acquisition Mode Nap Mode <br> Power Down Mode (C-Grade and I-Grade) <br> Power Down Mode (H-Grade) | $\stackrel{\bullet}{\bullet} \stackrel{ }{\bullet}$ | $\begin{gathered} \hline 182 \\ 125 \\ 30 \\ 0.36 \\ 0.36 \end{gathered}$ | $\begin{gathered} \hline 224 \\ 152 \\ 40 \\ 1.4 \\ 2.8 \end{gathered}$ | mW <br> mW <br> mW <br> mW <br> mW |

## LVDS I/O Mode

| $\mathrm{OV}_{\mathrm{DD}}$ | Supply Voltage |  | $\bullet$ | 2.375 | 5.25 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IVDD | Supply Current | 1Msps Sample Rate <br> 1 Msps Sample Rate, $\mathrm{V}_{\text {REFBUF }}=5 \mathrm{~V}$ (Note 15) <br> Acquisition Mode <br> Nap Mode <br> Power Down Mode (C-Grade and I-Grade) <br> Power Down Mode (H-Grade) | $\begin{aligned} & \hline \\ & \bullet \\ & \bullet \\ & \bullet \\ & \bullet \\ & \bullet \\ & \hline \end{aligned}$ | $\begin{gathered} 14.8 \\ 13.8 \\ 3.2 \\ 3.0 \\ 65 \\ 65 \end{gathered}$ | $\begin{gathered} 17.1 \\ 15.9 \\ 3.8 \\ 3.7 \\ 175 \\ 450 \end{gathered}$ | $m A$ $m A$ $m A$ $m A$ $\mu A$ $\mu \mathrm{~A}$ |
| $I_{\text {OVDD }}$ | Supply Current | 1Msps Sample Rate, ( $R_{L}=100 \Omega$ ) Acquisition or Nap Mode ( $\mathrm{R}_{\mathrm{L}}=100 \Omega$ ) Power Down Mode | $\begin{aligned} & \hline \\ & \bullet \\ & \bullet \end{aligned}$ | $\begin{aligned} & \hline 7 \\ & 7 \\ & 1 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 8.0 \\ & 20 \end{aligned}$ | mA mA $\mu \mathrm{A}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation | 1Msps Sample Rate <br> Acquisition Mode <br> Nap Mode <br> Power Down Mode (C-Grade and I-Grade) <br> Power Down Mode (H-Grade) | $\begin{aligned} & \hline \bullet \\ & \bullet \\ & \bullet \\ & \bullet \\ & \bullet \end{aligned}$ | $\begin{gathered} \hline 204 \\ 151 \\ 55 \\ 0.36 \\ 0.36 \end{gathered}$ | $\begin{gathered} \hline 248 \\ 180 \\ 69 \\ 1.4 \\ 2.8 \end{gathered}$ | mW <br> mW <br> mW <br> mW <br> mW |

ADC TMING CHARACTERISTCS The o denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 9)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SMPL }}$ | Maximum Sampling Frequency |  | $\bullet$ |  |  | 1 | Msps |
| $\mathrm{t}_{\text {CYC }}$ | Time Between Conversions |  | $\bullet$ | 1 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {CONV }}$ | Conversion Time |  | $\bullet$ | 450 | 500 | 550 | ns |
| $\mathrm{t}_{\text {ACQ }}$ | Acquisition Time | $\left(\mathrm{t}_{\text {ACQ }}=\mathrm{t}_{\text {CYC }}-\mathrm{t}_{\text {CONV }}-\mathrm{t}_{\text {BUSYLH }}\right)$ | $\bullet$ | 420 | 480 |  | ns |
| $\mathrm{t}_{\text {cNVH }}$ | CNV High Time |  | $\bullet$ | 40 |  |  | ns |
| $\mathrm{t}_{\text {CNVL }}$ | CNV Low Time |  | $\bullet$ | 420 |  |  | ns |
| $\mathrm{t}_{\text {BUSYLH }}$ | CNV $\uparrow$ to BUSY Delay | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ | $\bullet$ |  |  | 30 | ns |
| $\mathrm{t}_{\text {QUIET }}$ | Digital I/O Quiet Time from CNV $\uparrow$ |  | $\bullet$ | 20 |  |  | ns |
| tpDH | PD High Time |  | $\bullet$ | 40 |  |  | ns |
| tpDL | PD Low Time |  | $\bullet$ | 40 |  |  | ns |
| twaKe | REFBUF Wake-Up Time | $C_{\text {REFBUF }}=47 \mu \mathrm{~F}, \mathrm{C}_{\text {REFIN }}=0.1 \mu \mathrm{~F}$ |  |  | 200 |  | ms |

CMOS I/O Mode

| ${ }_{\text {tscki }}$ | SCKI Period | (Notes 17, 18) | $\bullet$ | 10 |  |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tsCKIH | SCKI High Time |  | $\bullet$ | 4 |  |  | ns |
| tsCKIL | SCKI Low Time |  | $\bullet$ | 4 |  |  | ns |
| tsSDISCKI | SDI Setup Time from SCKI $\uparrow$ | (Note 17) | $\bullet$ | 2 |  |  | ns |
| $t_{\text {thSDISCKI }}$ | SDI Hold Time from SCKI $\uparrow$ | (Note 17) | $\bullet$ | 1 |  |  | ns |
| tDSDOSCKI | SDO Data Valid Delay from SCKI $\uparrow$ | $C_{L}=25 p F($ Note 17) | $\bullet$ |  |  | 7.5 | ns |
| thSDOSCKI | SDO Remains Valid Delay from SCKI $\uparrow$ | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (Note 17) | $\bullet$ | 1.5 |  |  | ns |
| $\mathrm{t}_{\text {SKEW }}$ | SDO to SCKO Skew | (Note 17) | $\bullet$ | -1 | 0 | 1 | ns |
| $t_{\text {t }}$ (SDOBUSYL | SDO Data Valid Delay from BUSY $\downarrow$ | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (Note 17) | $\bullet$ | 0 |  |  | ns |
| $\mathrm{t}_{\text {EN }}$ | Bus Enable Time After $\overline{\mathrm{CS}} \downarrow$ | (Note 17) | $\bullet$ |  |  | 15 | ns |
| toIS | Bus Relinquish Time After $\overline{\mathrm{CS}} \uparrow$ | (Note 17) | $\bullet$ |  |  | 15 | ns |

## LVDS I/O Mode

| $t_{\text {SCKI }}$ | SCKI Period | (Note 19) | $\bullet$ | 4 | ns |
| :--- | :--- | :--- | :--- | :---: | :---: |
| $t_{\text {SCKIH }}$ | SCKI High Time | (Note 19) | $\bullet$ | 1.5 | ns |
| $t_{\text {SCKIL }}$ | SCKI Low Time | (Note 19) | $\bullet$ | 1.5 | ns |
| $t_{\text {SSDISCKI }}$ | SDI Setup Time from SCKI | (Notes 11, 19) | $\bullet$ | 1.2 | ns |
| $t_{\text {HSDISCKI }}$ | SDI Hold Time from SCKI | (Notes 11, 19) | $\bullet$ | -0.2 | ns |
| $t_{\text {DSDOSCKI }}$ | SDO Data Valid Delay from SCKI | (Notes 11, 19) | $\bullet$ |  | ns |
| $t_{\text {HSDOSCKI }}$ | SDO Remains Valid Delay from SCKI | (Notes 11, 19) | $\bullet$ | 1 | 6 |
| $t_{\text {SKEW }}$ | SDO to SCKO Skew | (Note 11) | $\bullet$ | -0.4 | 0 |
| $t_{\text {DSDOBUSYL }}$ | SDO Data Valid Delay from BUSY $\downarrow$ | (Note 11) | $\bullet$ | 0 | 0.4 |
| $t_{\text {EN }}$ | Bus Enable Time After $\overline{C S} \downarrow$ | $\bullet$ |  | ns |  |
| $t_{\text {DIS }}$ | Bus Relinquish Time After $\overline{C S} \uparrow$ |  | $\bullet$ |  | ns |

## ADC TIMING CHARACTERISTICS

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: All voltage values are with respect to ground.
Note 3: $V_{\text {DDLBYP }}$ is the output of an internal voltage regulator, and should only be connected to a $2.2 \mu \mathrm{~F}$ ceramic capacitor to bypass the pin to GND, as described in the Pin Functions section. Do not connect this pin to any external circuitry.
Note 4: When these pin voltages are taken below $\mathrm{V}_{\mathrm{EE}}$ or above $\mathrm{V}_{\mathrm{CC}}$, they will be clamped by internal diodes. This product can handle input currents of up to 100 mA below $\mathrm{V}_{\text {EE }}$ or above $\mathrm{V}_{\text {CC }}$ without latch-up.
Note 5: When these pin voltages are taken below ground or above $V_{D D}$ or $O V_{D D}$, they will be clamped by internal diodes. This product can handle currents of up to 100 mA below ground or above $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{O}_{\mathrm{DD}}$ without latch-up.
Note 6: $-16.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{EE}} \leq 0 \mathrm{~V}, 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 38 \mathrm{~V}, 10 \mathrm{~V} \leq\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}\right) \leq 38 \mathrm{~V}$, $V_{D D}=5 V$, unless otherwise specified.
Note 7: Recommended operating conditions.
Note 8: Refer to Absolute Maximum Ratings section for pin voltage limits related to device reliability.
Note 9: $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.5 \mathrm{~V}$, $\mathrm{f}_{\mathrm{SMPL}}=1 \mathrm{Msps}$, internal reference and buffer, true bipolar input signal drive in bipolar SoftSpan ranges, unipolar signal drive in unipolar SoftSpan ranges, unless otherwise specified.
Note 10: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 11: Guaranteed by design, not subject to test.
Note 12: For bipolar SoftSpan ranges 7, 6, 3, and 2, zero-scale error is the offset voltage measured from $-0.5 L$ SB when the output code flickers between 0000000000000000 and 1111111111111111 . Full-scale error for these SoftSpan ranges is the worst-case deviation of the first and last code transitions from ideal and includes the effect of offset error. For unipolar SoftSpan ranges $5,4,1$, and 0 , zero-scale error is the offset voltage measured from 0.5LSB when the output code flickers between 0000000000000000 and 0000000000000001 . Full-scale error for these SoftSpan ranges is the worst-case deviation of the last code transition from ideal and includes the effect of offset error.
Note 13: All specifications in dB are referred to a full-scale input in the relevant SoftSpan input range, except for crosstalk, which is referred to the crosstalk injection signal amplitude.
Note 14: Temperature coefficient is calculated by dividing the maximum change in output voltage by the specified temperature range.
Note 15: When REFBUF is overdriven, the internal reference buffer must be disabled by setting REFIN $=0 \mathrm{~V}$.
Note 16: I I
Note 17: Parameter tested and guaranteed at $\mathrm{OV}_{\mathrm{DD}}=1.71 \mathrm{~V}, 0 \mathrm{~V}_{\mathrm{DD}}=2.5 \mathrm{~V}$, and $O V_{D D}=5.25 \mathrm{~V}$.
Note 18: A tsCkI period of 10 ns minimum allows a shift clock frequency of up to 100 MHz for rising edge capture.
Note 19: $\mathrm{V}_{I C M}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{ID}}=350 \mathrm{mV}$ for LVDS differential input pairs.

## CMOS Timing



## LVDS Timing (Differential)



Figure 1. Voltage Levels for Timing Specifications

TYPICAL PGRFORMANCE CHARACTERISTICS $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{v}_{\mathrm{VC}}=+15 \mathrm{~V}, \mathrm{v}_{\mathrm{EE}}=-15 \mathrm{~V}, \mathrm{v}_{\mathrm{DD}}=5 \mathrm{~V}$, $O V_{D D}=2.5 \mathrm{~V}$, Internal Reference and Buffer ( $\mathrm{V}_{\text {REFBUF }}=4.096 \mathrm{~V}$ ), $\mathrm{f}_{\text {SMPL }}=1 \mathrm{Msps}$, unless otherwise noted.


Integral Nonlinearity vs Output Code and Range


233516 G04



Integral Nonlinearity
Integral Nonlinearity
vs Output Code and Channel
vs Output Code and Range

Differential Nonlinearity vs Output Code and Range


Integral Nonlinearity
vs Output Code and Range





TYPICAL PGRFORMAOCE CHARACTGRISTICS $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{v}_{\mathrm{VC}}=+15 \mathrm{~V}, \mathrm{v}_{\mathrm{EE}}=-15 \mathrm{~V}, \mathrm{v}_{\mathrm{DD}}=5 \mathrm{~V}$, $O V_{D D}=2.5 \mathrm{~V}$, Internal Reference and Buffer $\left(V_{\text {REFBUF }}=4.096 \mathrm{~V}\right)$, $\mathrm{f}_{\text {SMPL }}=1 \mathrm{Msps}$, unless otherwise noted.


## 32k Point FFT $\mathrm{f}_{\text {SMPL }}=1 \mathrm{Msps}$,

 $\mathrm{f}_{\mathrm{N}}=2 \mathrm{kHz}$


32k Point Arbitrary Two-Tone FFT
$\mathrm{f}_{\mathrm{SMPL}}=1 \mathrm{Msps}, \mathrm{IN}^{+}=-7 \mathrm{dBFS} 2 \mathrm{kHz}$
Sine, IN $^{-}=-7 \mathrm{dBFS} 3.1 \mathrm{kHz}$ Sine



SNR, SINAD vs VREFBUF,
$\mathrm{f}_{\mathrm{IN}}=2 \mathrm{kHz}$


THD, Harmonics vs Input Frequency

THD, Harmonics vs Input Common Mode, $\mathrm{f}_{\mathrm{I}}=2 \mathrm{kHz}$

 $O V_{D D}=2.5 \mathrm{~V}$, Internal Reference and Buffer $\left(V_{\text {REFBUF }}=4.096 \mathrm{~V}\right)$, $\mathrm{f}_{\text {SMPL }}=1 \mathrm{Msps}$, unless otherwise noted.


## SNR, SINAD vs Temperature,




THD, Harmonics vs Temperature,
$\mathrm{f}_{\mathrm{IN}}=2 \mathrm{kHz}$


Negative Full-Scale Error vs Temperature and Channel


Crosstalk vs Input Frequency and Conversion Sequence


## INL, DNL vs Temperature



Zero-Scale Error vs
Temperature and Channel


TYPICAL PGRFORMAOCE CHARACTGRISTICS $\mathrm{T}_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{VC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{VD}}=5 \mathrm{~V}$, $O V_{D D}=2.5 \mathrm{~V}$, Internal Reference and Buffer $\left(V_{\text {REFBUF }}=4.096 \mathrm{~V}\right)$, $\mathrm{f}_{\text {SMPL }}=1 \mathrm{Msps}$, unless otherwise noted.


Power-Down Current
vs Temperature


Internal Reference Output
vs Temperature



## Supply Current vs Sampling Rate




Step Response
(Large-Signal Settling)

Step Response
(Fine Settling)


## PIn fUnCTIOnS

Pins that are the Same for All Digital I/O Modes
INO ${ }^{+}$to IN7 ${ }^{+}$, INO ${ }^{-}$to IN7- (Pins 1, 2, 3, 4, 5, 6, 7, 8, 9 , 10, 11, 12, 13, 14, 47, and 48): Positive and Negative Analog Inputs, Channels 0 to 7 . The converter samples $\left(V_{\mathbb{N}^{+}}-\mathrm{V}_{\mathbb{I N}^{-}}\right)$and digitizes the selected channel. Wide input common mode range ( $\left.\mathrm{V}_{\mathrm{EE}} \leq \mathrm{V}_{\mathrm{CM}} \leq \mathrm{V}_{\mathrm{CC}}-4 \mathrm{~V}\right)$ and high common mode rejection allow the inputs to accept a wide variety of signal swings. Full-scale input range is determined by the selected SoftSpan configuration.
GND (Pins 15, 18, 20, 25, 30, 36, 41, 44, 46): Ground. Solder all GND pins to a solid ground plane.
$V_{\text {CC }}$ (Pin 16): Positive High Voltage Power Supply. The range of $\mathrm{V}_{\text {CC }}$ is 0 V to 38 V with respect to GND and 10 V to 38 V with respect to $\mathrm{V}_{\text {EE }}$. Bypass $\mathrm{V}_{\text {CC }}$ to $G N D$ close to the pin with a $0.1 \mu \mathrm{~F}$ ceramic capacitor. In applications where $V_{C C}$ is shorted to GND this capacitor may be omitted.
$V_{\text {EE }}$ (Pins 17, 45): Negative High Voltage Power Supply. The range of $\mathrm{V}_{\mathrm{EE}}$ is 0 V to -16.5 V with respect to GND and -10 V to -38 V with respect to $\mathrm{V}_{\text {CC }}$. Connect Pins 17 and 45 together and bypass the $\mathrm{V}_{\mathrm{EE}}$ network to GND close to Pin 17 with a $0.1 \mu \mathrm{~F}$ ceramic capacitor. In applications where $V_{E E}$ is shorted to GND this capacitor may be omitted.
REFIN (Pin 19): Bandgap Reference Output/Reference Buffer Input. An internal bandgap reference nominally outputs 2.048 V on this pin. An internal reference buffer amplifies $V_{\text {REFIN }}$ to create the converter master reference voltage $\mathrm{V}_{\text {REFBUF }}=2 \cdot \mathrm{~V}_{\text {REFIN }}$ on the REFBUF pin. When using the internal reference, bypass REFIN to GND (Pin 20) close to the pin with a $0.1 \mu \mathrm{~F}$ ceramic capacitor to filter the bandgap output noise. If more accuracy is desired, overdrive REFIN with an external reference in the range of 1.25 V to 2.2 V .
REFBUF (Pin 21): Internal Reference Buffer Output. An internal reference buffer amplifies $V_{\text {REFIN }}$ to create the converter master reference voltage $\mathrm{V}_{\text {REFBUF }}=2 \bullet \mathrm{~V}_{\text {REFIN }}$ on this pin, nominally 4.096 V when using the internal bandgap reference. Bypass REFBUF to GND (Pin 20) close to the pin with a $47 \mu \mathrm{~F}$ ceramic capacitor. The internal reference
buffer may be disabled by grounding its input at REFIN. With the buffer disabled, overdrive REFBUF with an external reference voltage in the range of 2.5 V to 5 V . When using the internal reference buffer, limit the loading of any external circuitry connected to REFBUF to less than $10 \mu \mathrm{~A}$. Using a high input impedance amplifier to buffer $\mathrm{V}_{\text {REFBUF }}$ to any external circuits is recommended.

PD (Pin 22): Power Down Input. When this pin is brought high, the LTC2335-16 is powered down and subsequent conversion requests are ignored. If this occurs during a conversion, the device powers down once the conversion completes. If this pin is brought high twice without an intervening conversion, an internal global reset is initiated, equivalent to a power-on-reset event. Logic levels are determined by $O V_{D D}$.

LVDS/CMOS (Pin 23): I/O Mode Select. Tie this pin to OV to select LVDS I/O mode, or to ground to select CMOS I/O mode. Logic levels are determined by $0 V_{D D}$.
CNV (Pin 24): Conversion Start Input. A rising edge on this pin puts the internal sample-and-holds into the hold mode and initiates a new conversion. CNV is not gated by $\overline{\mathrm{CS}}$, allowing conversions to be initiated independent of the state of the serial I/O bus.
BUSY (Pin 38): Busy Output. The BUSY signal indicates that a conversion is in progress. This pin transitions low-to-high at the start of each conversion and stays high until the conversion is complete. Logic levels are determined by $\mathrm{OV}_{\mathrm{DD}}$.
VDDLBYP (Pin 40): Internal 2.5V Regulator Bypass Pin. The voltage on this pin is generated via an internal regulator operating off of $\mathrm{V}_{\mathrm{DD}}$. This pin must be bypassed to GND close to the pin with a $2.2 \mu \mathrm{~F}$ ceramic capacitor. Do not connect this pin to any external circuitry.
$V_{D D}$ (Pins 42, 43): 5V Power Supply. The range of $V_{D D}$ is 4.75 V to 5.25 V . Connect Pins 42 and 43 together and bypass the $\mathrm{V}_{\mathrm{DD}}$ network to GND with a shared $0.1 \mu \mathrm{~F}$ ceramic capacitor close to the pins.

## PIn functions

CMOS I/O Mode

SDI $^{+}$, SDI $^{-}$, SCKI $^{+}$, SDO ${ }^{+}$, SDO $^{-}$(Pins 26, 27, 28, 34, and 35): LVDS Inputs and Outputs. In CMOS I/O mode these pins are Hi -Z.
SCKI (Pin 29): CMOS Serial Clock Input. Drive SCKI with the serial I/O clock. SCKI rising edges latch serial data in on SDI and clock serial data out on SDO. For standard SPI bus operation, capture output data at the receiver on rising edges of SCKI. SCKI is allowed to idle either high or low. Logic levels are determined by $\mathrm{OV}_{\mathrm{DD}}$.
OV $\mathrm{V}_{\mathrm{DD}}$ (Pin 31): I/O Interface Power Supply. In CMOS I/O mode, the range of $O V_{D D}$ is 1.71 V to 5.25 V . Bypass $\mathrm{OV}_{D D}$ to GND (Pin 30) close to the pin with a $0.1 \mu \mathrm{~F}$ ceramic capacitor.
SCKO (Pin 32): CMOS Serial Clock Output. SCKI rising edges trigger transitions on SCKO that are skew-matched to the serial output data stream on SDO. The resulting SCKO frequency is half that of SCKI. Rising and falling edges of SCKO may be used to capture SDO data at the receiver (FPGA) in double data rate (DDR) fashion. For standard SPI bus operation, SCKO is not used and should be left unconnected. SCKO is forced low at the falling edge of BUSY. Logic levels are determined by $\mathrm{OV}_{\mathrm{DD}}$.
SDO (Pin 33): CMOS Serial Data Output. The most recent conversion resultalong with channel configuration information is clocked out onto the SDO pin on each rising edge of SCKI. Output data formatting is described in the Digital Interface section. Logic levels are determined by $\mathrm{OV}_{\mathrm{DD}}$.
SDI (Pin 37): CMOS Serial Data Input. Drive this pin with the desired MUX control words (see Table 1a), latched on the rising edges of SCKI. Hold SDI low while clocking SCKI to configure the next conversion according to the previously programmed sequence. Logic levels are determined by $\mathrm{OV}_{\mathrm{DD}}$.
$\overline{\text { CS }}$ (Pin 39): Chip Select Input. The serial data I/O bus is enabled when $\overline{\mathrm{CS}}$ is low and is disabled and $\mathrm{Hi}-\mathrm{Z}$ when $\overline{\mathrm{CS}}$ is high. $\overline{\mathrm{CS}}$ also gates the external shift clock, SCKI. Logic levels are determined by $\mathrm{O}_{\mathrm{DD}}$.

## LVDS I/O Mode

SDI ${ }^{+}$, SDI ${ }^{-}$(Pins 26 and 27): LVDS Positive and Negative Serial Data Input. Differentially drive $\mathrm{SDI}^{+} / \mathrm{SDI}^{-}$with the desired MUX control words (see Table 1a), latched on both the rising and falling edges of SCKI $/$ SCKI ${ }^{-}$. The $\mathrm{SDI}^{+} / \mathrm{SDI}^{-}$- input pair is internally terminated with a $100 \Omega$ differential resistor when $\overline{C S}$ is low.
SCKI $^{+}$, SCKI- ${ }^{-}$(Pins 28 and 29):LVDSPositive and Negative Serial Clock Input. Differentially drive $\mathrm{SCKI}^{\dagger} / \mathrm{SCKI}^{-}$with the serial I/O clock. SCKI ${ }^{+}$/SCKI- rising and falling edges latch serial data in on $\mathrm{SDI}^{+} / \mathrm{SDI}^{-}$and clock serial data out on $\mathrm{SDO}^{+} / \mathrm{SDO}^{-}$. Idle $\mathrm{SCKI}^{+} /$SCKI- low, including when transitioning $\overline{\mathrm{CS}}$. The SCKI ${ }^{+}$SCKI- input pair is internally terminated with a $100 \Omega$ differential resistor when $\overline{\mathrm{S}}$ is low.
OV $\mathrm{V}_{\mathrm{DD}}$ (Pin 31): I/O Interface Power Supply. In LVDS I/O mode, the range of $O V_{D D}$ is 2.375 V to 5.25 V . Bypass $\mathrm{OV}_{D D}$ to GND (Pin 30) close to the pin with a $0.1 \mu \mathrm{~F}$ ceramic capacitor.
SCKO ${ }^{+}$, SCKO ${ }^{-}$(Pins 32 and 33): LVDS Positive and Negative Serial Clock Output. SCKO ${ }^{+}$SCKO ${ }^{-}$outputs a copy of the input serial I/O clock received on SCKI ${ }^{+}$SCKI ${ }^{-}$, skew-matched with the serial outputdatastream on $\mathrm{SDO}^{+} /$ $\mathrm{SDO}^{-}$. Use the rising and falling edges of SCKO + SCKO ${ }^{-}$ to capture $\mathrm{SDO}^{+} / \mathrm{SDO}^{-}$data at the receiver (FPGA). The SCKO ${ }^{+} /$SCKO- output pair must be differentially terminated with a $100 \Omega$ resistor at the receiver (FPGA).
SDO ${ }^{+}$, SDO ${ }^{-}$(Pins 34 and 35): LVDS Positive and Negative Serial Data Output. The most recent conversion result along with channel configuration information is clocked out onto $\mathrm{SDO}^{+} / \mathrm{SDO}^{-}$on both rising and falling edges of $\mathrm{SCKI}^{+} /$ SCKI-. The SDO ${ }^{+} /$SDO $^{-}$output pair must be differentially terminated with a $100 \Omega$ resistor at the receiver (FPGA).
SDI (Pin 37): CMOS Serial Data Input. In LVDS I/O mode this pin is Hi -Z.
$\overline{\text { CS }}$ (Pin 39): Chip Select Input. The serial data I/O bus is enabled when $\overline{\mathrm{CS}}$ is low, and is disabled and $\mathrm{Hi}-\mathrm{Z}$ when $\overline{\mathrm{CS}}$ is high. $\overline{\mathrm{CS}}$ also gates the external shift clock, SCKI ${ }^{+} /$ SCKI-. The internal $100 \Omega$ differential termination resistors on the SCKI $^{+} /$SCKI $^{-}$and SDI $^{+} /$SDI $^{-}$-input pairs are disabled when $\overline{\mathrm{CS}}$ is high. Logic levels are determined by $\mathrm{OV}_{\mathrm{DD}}$.

## CONFIGURATION TABLES

Table 1a. SoftSpan Configuration Table. Use This Table with Table 1b to Choose Binary SoftSpan Codes SS[2:0] Based on Desired Analog Input Range. Combine MUX Word Header (10) with Binary Channel Number and SoftSpan Code to Form MUX Control Word C[7:0]. Use Serial Interface to Program LTC2335-16 Sequencer as Shown in Figures 17 to 20

| BINARY SoftSpan CODE SS[2:0] | ANALOG INPUT RANGE | FULL SCALE RANGE | BINARY FORMAT OF CONVERSION RESULT |
| :---: | :---: | :---: | :---: |
| 111 | $\pm 2.5 \bullet V_{\text {REFBUF }}$ | $5 \cdot V_{\text {REFBUF }}$ | Two's Complement |
| 110 | $\pm 2.5 \cdot \mathrm{~V}_{\text {REFBUF }} / 1.024$ | $5 \cdot \mathrm{~V}_{\text {REFBUF }} / 1.024$ | Two's Complement |
| 101 | OV to 2.5 • $\mathrm{V}_{\text {REFBUF }}$ | 2.5 • $\mathrm{V}_{\text {REFBUF }}$ | Straight Binary |
| 100 |  | 2.5 • $\mathrm{V}_{\text {REFBUF }} / 1.024$ | Straight Binary |
| 011 | $\pm 1.25 \cdot V_{\text {REFBUF }}$ | 2.5 • V REFBRUF | Two's Complement |
| 010 | $\pm 1.25 \cdot \mathrm{~V}_{\text {REFBUF }} / 1.024$ | $2.5 \cdot V_{\text {REFBUF }} / 1.024$ | Two's Complement |
| 001 | OV to 1.25 • $\mathrm{V}_{\text {REFBUF }}$ | $1.25 \cdot \mathrm{~V}_{\text {REFBUF }}$ | Straight Binary |
| 000 | OV to 1.25 - $\mathrm{V}_{\text {REFBUF }} / 1.024$ | 1.25 • $\mathrm{V}_{\text {REFBUF }} / 1.024$ | Straight Binary |

Table 1b. Reference Configuration Table. The LTC2335-16 Supports Three Reference Configurations. Analog Input Range Scales with the Converter Master Reference Voltage, V REFB 传

| REFERENCE CONFIGURATION | $V_{\text {REFIN }}$ | $V_{\text {RefbuF }}$ | $\begin{gathered} \hline \text { BINARY SoftSpan CODE } \\ \text { SS[2:0] } \end{gathered}$ | ANALOG INPUT RANGE |
| :---: | :---: | :---: | :---: | :---: |
| Internal Reference with Internal Buffer | 2.048 V | 4.096V | 111 | $\pm 10.24 \mathrm{~V}$ |
|  |  |  | 110 | $\pm 10 \mathrm{~V}$ |
|  |  |  | 101 | OV to 10.24V |
|  |  |  | 100 | OV to 10V |
|  |  |  | 011 | $\pm 5.12 \mathrm{~V}$ |
|  |  |  | 010 | $\pm 5 \mathrm{~V}$ |
|  |  |  | 001 | OV to 5.12V |
|  |  |  | 000 | 0 V to 5V |
| External Reference with Internal Buffer <br> (REFIN Pin Externally Overdriven) | $\begin{gathered} 1.25 \mathrm{~V} \\ \text { (Min Value) } \end{gathered}$ | 2.5 V | 111 | $\pm 6.25 \mathrm{~V}$ |
|  |  |  | 110 | $\pm 6.104 \mathrm{~V}$ |
|  |  |  | 101 | 0 V to 6.25 V |
|  |  |  | 100 | 0V to 6.104 V |
|  |  |  | 011 | $\pm 3.125 \mathrm{~V}$ |
|  |  |  | 010 | $\pm 3.052 \mathrm{~V}$ |
|  |  |  | 001 | 0 V to 3.125 V |
|  |  |  | 000 | 0V to 3.052 V |
|  | $\begin{gathered} 2.2 \mathrm{~V} \\ \text { (Max Value) } \end{gathered}$ | 4.4V | 111 | $\pm 11 \mathrm{~V}$ |
|  |  |  | 110 | $\pm 10.742 \mathrm{~V}$ |
|  |  |  | 101 | OV to 11V |
|  |  |  | 100 | OV to 10.742V |
|  |  |  | 011 | $\pm 5.5 \mathrm{~V}$ |
|  |  |  | 010 | $\pm 5.371 \mathrm{~V}$ |
|  |  |  | 001 | 0V to 5.5V |
|  |  |  | 000 | 0V to 5.371V |

## LTC2335-16

## CONFIGURATION TABLES

Table 1b. Reference Configuration Table (Continued). The LTC2335-16 Supports Three Reference Configurations. Analog Input Range Scales with the Converter Master Reference Voltage, Vrefbuf

| REFERENCE CONFIGURATION | $V_{\text {REFIN }}$ | $V_{\text {RefbuF }}$ | BINARY SoftSpan CODE SS[2:0] | ANALOG INPUT RANGE |
| :---: | :---: | :---: | :---: | :---: |
| External Reference Unbuffered <br> (REFBUF Pin <br> Externally Overdriven, REFIN Pin Grounded) | OV | $\begin{gathered} 2.5 \mathrm{~V} \\ \text { (Min Value) } \end{gathered}$ | 111 | $\pm 6.25 \mathrm{~V}$ |
|  |  |  | 110 | $\pm 6.104 \mathrm{~V}$ |
|  |  |  | 101 | 0V to 6.25V |
|  |  |  | 100 | OV to 6.104V |
|  |  |  | 011 | $\pm 3.125 \mathrm{~V}$ |
|  |  |  | 010 | $\pm 3.052 \mathrm{~V}$ |
|  |  |  | 001 | 0 V to 3.125 V |
|  |  |  | 000 | 0V to 3.052V |
|  | OV | $\begin{gathered} 5 \mathrm{~V} \\ \text { (Max Value) } \end{gathered}$ | 111 | $\pm 12.5 \mathrm{~V}$ |
|  |  |  | 110 | $\pm 12.207 \mathrm{~V}$ |
|  |  |  | 101 | 0 V to 12.5V |
|  |  |  | 100 | OV to 12.207V |
|  |  |  | 011 | $\pm 6.25 \mathrm{~V}$ |
|  |  |  | 010 | $\pm 6.104 \mathrm{~V}$ |
|  |  |  | 001 | 0 V to 6.25 V |
|  |  |  | 000 | OV to 6.104V |

## functional block pingram

CMOS I/O Mode


## LTC2335-16

TIMING DIAGRAM

CMOS I/O Mode


LVDS I/O Mode
$\overline{C S}=P D=0$


## APPLICATIONS INFORMATION

## OVERVIEW

The LTC2335-16 is a 16-bit, low noise 8-channel multiplexed successive approximation register (SAR) ADC with differential, wide common mode range inputs. The ADC operates from a 5 V low voltage supply and flexible high voltage supplies, nominally $\pm 15 \mathrm{~V}$. Using the integrated low-drift reference and buffer ( $\mathrm{V}_{\text {REFBUF }}=4.096 \mathrm{~V}$ nominal $)$, this SoftSpan ADC can be configured on a conversion-byconversion basis to accept $\pm 10.24 \mathrm{~V}, 0 \mathrm{~V}$ to $10.24 \mathrm{~V}, \pm 5.12 \mathrm{~V}$, or 0 V to 5.12 V signals on any channel. Alternately, the ADC may be programmed to cycle through a sequence of channels and ranges without further user intervention. The input signal range may be expanded up to $\pm 12.5 \mathrm{~V}$ using an external 5 V reference.
The wide input common mode range and high CMRR (118dB typical, $\mathrm{V}_{\mathrm{IN}^{+}}=\mathrm{V}_{\mathbb{I N}^{-}}=18 \mathrm{~V}_{\text {P-P }} 200 \mathrm{~Hz}$ Sine) of the LTC2335-16 analog inputs allow the ADC to directly digitize a variety of signals, simplifying signal chain design. The absolute common mode input range is determined by the choice of high voltage supplies, which may be biased asymmetrically around ground and include the ability for either the positive or negative supply to be tied directly to ground. This input signal flexibility, combined with $\pm 1$ LSB INL, no missing codes at 16-bits, and 94.4 dB SNR, makes the LTC2335-16 an ideal choice for many high voltage applications requiring wide dynamic range.
The LTC2335-16 supports pin-selectable SPI CMOS (1.8V to 5 V ) and LVDS serial interfaces, enabling it to communicate equally well with legacy microcontrollers and modern FPGAs. The LTC2335-16 typically dissipates 180 mW when converting at 1Msps throughput. Optional nap and power down modes may be employed to further reduce power consumption during inactive periods.

## CONVERTER OPERATION

The LTC2335-16 operates in two phases. During the acquisition phase, the sampling capacitors in each channel connect to their respective analog input pins and track the differential analog input voltage ( $\mathrm{V}_{\mathbb{N N}^{+}}-\mathrm{V}_{\mathbb{I N}^{-}}$). A rising edge on the CNV pintransitions the S/H circuits from track mode to hold mode, sampling the input signals and initiating a conversion. During the conversion phase, the selected channel's sampling capacitors are connected to a 16-bit
charge redistribution capacitor D/A converter (CDAC). The CDAC is sequenced through a successive approximation algorithm, effectively comparing the sampled input voltage with binary-weighted fractions of the channel's SoftSpan full-scale range (e.g., $\mathrm{V}_{\mathrm{FSR}} / 2, \mathrm{~V}_{\mathrm{FSR}} / 4 \ldots \mathrm{~V}_{\mathrm{FSR}} / 65536$ ) using a differential comparator. At the end of this process, the CDAC output approximates the channel's sampled analog input. The ADC control logic then prepares the 16-bit digital output code for serial transfer.

## TRANSFER FUNCTION

The LTC2335-16 digitizes the full-scale voltage range into $2^{16}$ levels. In conjunction with the ADC master reference voltage, $\mathrm{V}_{\text {REFBUF, }}$ the selected SoftSpan configuration determines its input voltage range, full-scale range, LSB size, and the binary format of its conversion result, as shown in Tables 1a and 1b. For example, employing the internal reference and buffer ( $\mathrm{V}_{\text {REFBUF }}=4.096 \mathrm{~V}$ nominal $)$, SoftSpan 7 configures a channel to accept a $\pm 10.24 \mathrm{~V}$ bipolar analog input voltage range, which corresponds to a 20.48 V full-scale range with a $312.5 \mu \mathrm{~V}$ LSB. Other SoftSpan configurations and reference voltages may be employed to convert both larger and smaller bipolar and unipolar input ranges. Conversion results are output in two's complement binary format for all bipolar SoftSpan ranges, and in straight binary format for all unipolar SoftSpan ranges. The ideal two's complement transfer function is shown in Figure 2, while the ideal straight binary transfer function is shown in Figure 3.


Figure 2. LTC2335-16 Two's Complement Transfer Function

APPLICATIONS INFORMATION


Figure 3. LTC2335-16 Straight Binary Transfer Function

## ANALOG INPUTS

The LTC2335-16 samples the voltage difference ( $\mathrm{V}_{\text {IN }}{ }^{+-}$ $\mathrm{V}_{\text {IN }}{ }^{-}$) between its analog input pins over a wide common mode input range while attenuating unwanted signals common to both input pins by the common-mode rejection ratio (CMRR) of the ADC. Wide common mode input range coupled with high CMRR allows the $\mathrm{IN}^{+} / \mathrm{IN}^{-}$analog inputs to swing with an arbitrary relationship to each other, provided each pin remains between $\left(\mathrm{V}_{\mathrm{CC}}-4 \mathrm{~V}\right)$ and $\mathrm{V}_{\mathrm{EE}}$. This unique feature of the LTC2335-16 enables it to accept a wide variety of signal swings, including traditional classes of analog input signals such as pseudodifferential unipolar, pseudo-differential true bipolar, and fully differential, simplifying signal chain design.
The wide operating range of the high voltage supplies offers further input common mode flexibility. As long as the voltage difference limits of $10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}} \leq 38 \mathrm{~V}$ are observed, $\mathrm{V}_{\text {CC }}$ and $\mathrm{V}_{\text {EE }}$ may be independently biased anywhere within their own individual allowed operating ranges, including the ability for either of the supplies to be tied directly to ground. This feature enables the common mode input range of the LTC2335-16 to be tailored to the specific application's requirements.
In all SoftSpan ranges, each channel's analog inputs can be modeled by the equivalent circuit shown in Figure 4. At the start of acquisition, the 40pF sampling capacitors $\left(\mathrm{C}_{\text {IN }}\right)$ connect to the analog input pins $\mathrm{IN}^{+} / / \mathrm{N}^{-}$through
the sampling switches, each of which has approximately $600 \Omega\left(R_{\text {IN }}\right)$ of on-resistance. This behavior occurs on all channels, so that the LTC2335-16 may respond instantly to user-requested changes in multiplexer configuration with no additional settling time required.


Figure 4. Equivalent Circuit for Differential Analog Inputs, Single Channel Shown

The initial voltage on both capacitors of the just-converted channel will be approximately the sampled common mode voltage ( $\mathrm{V}_{\text {IN }}++\mathrm{V}_{\text {IN }}$ )/2 from the previous conversion. Other channels' capacitors will retain approximately the voltage of their respective $\mathrm{IN}^{+} / \mathrm{IN}^{-}$pin at the beginning of the previous conversion. The external circuitry connected to $\mathrm{IN}^{+}$and $\mathrm{IN}^{-}$must source or sink the charge that flows through $R_{\text {IN }}$ as the sampling capacitors settle from their initial voltages to the new input pin voltages over the course of the acquisition interval. During conversion, nap, and power down modes, the analog inputs draw only a small leakage current. The diodes at the inputs provide ESD protection.

## Bipolar SoftSpan Input Ranges

For conversions configured in SoftSpan ranges 7, 6, 3, or 2, the LTC2335-16 digitizes the differential analog input voltage ( $\mathrm{V}_{\mathrm{IN}^{+}}-\mathrm{V}_{\mathrm{IN}^{-}}$) over a bipolar span of $\pm 2.5 \bullet V_{\text {REFBUF }} \pm 2.5 \bullet V_{\text {REFBUF }} / 1.024, \pm 1.25 \cdot V_{\text {REFBUF }}$ or $\pm 1.25 \cdot V_{\text {REFBUF }} / 1.024$, respectively, as shown in Table 1a. These SoftSpan ranges are useful for digitizing input signals where $\mathrm{IN}^{+}$and $\mathrm{IN}^{-}$swing above and below each

## APPLICATIONS INFORMATION

other. Traditional examples include fully differential input signals, where $\mathrm{IN}^{+}$and $\mathrm{IN}^{-}$are driven 180 degrees out-ofphase with respect to each other centered around a common mode voltage $\left(\mathrm{V}_{\text {IN }}{ }^{+}+\mathrm{V}_{\text {IN }}-\right) / 2$, and pseudo-differential true bipolar input signals, where $\mathrm{IN}{ }^{+}$swings above and below a ground reference level, driven on $\mathrm{IN}^{-}$. Regardless of the chosen SoftSpan range, the wide common mode input range and high CMRR of the $\mathrm{IN}^{+} / \mathrm{IN}^{-}$analog inputs allow them to swing with an arbitrary relationship to each other, provided each pin remains between $\left(\mathrm{V}_{\mathrm{CC}}-4 \mathrm{~V}\right)$ and $\mathrm{V}_{\mathrm{EE}}$. The output data format for all bipolar SoftSpan ranges is two's complement.

## Unipolar SoftSpan Input Ranges

For conversions configured in SoftSpan ranges 5, 4, 1, or 0, the LTC2335-16 digitizes the differential analog input voltage ( $\mathrm{V}_{\mathrm{IN}^{+}}-\mathrm{V}_{\text {IN }}$ ) over a unipolar span of 0 V to 2.5 • $\mathrm{V}_{\text {REFBUF }}$ OV to 2.5 • $\mathrm{V}_{\text {REFBUF }} / 1.024$, 0 V to $1.25 \cdot$ $V_{\text {REFBUF }}$ or OV to $1.25 \cdot \mathrm{~V}_{\text {REFBUF }} / 1.024$, respectively, as shown in Table 1a. These SoftSpan ranges are useful for digitizing input signals where $\mathrm{IN}^{+}$remains above $\mathrm{IN}^{-}$. A traditional example includes pseudo-differential unipolar input signals, where $\mathrm{IN}^{+}$swings above a ground reference level, driven on $\mathrm{IN}^{-}$. Regardless of the chosen SoftSpan range, the wide common mode input range and high CMRR of the $\mathrm{IN}^{+} / \mathrm{IN}^{-}$analog inputs allow them to swing with an arbitrary relationship to each other, provided each pin remains between $\left(\mathrm{V}_{C C}-4 \mathrm{~V}\right)$ and $\mathrm{V}_{\mathrm{EE}}$. The output data format for all unipolar SoftSpan ranges is straight binary.

## INPUT DRIVE CIRCUITS

The initial voltage on each channel's sampling capacitors at the start of acquisition must settle to the new input pin voltages during the acquisition interval. The external circuitry connected to $\mathrm{IN}^{+}$and $\mathrm{IN}^{-}$must source or sink the charge that flows through $\mathrm{R}_{\text {IN }}$ as this settling occurs. The LTC2335-16 sampling network RC time constant of
$24 n s$ implies a 16 -bit settling time to a full-scale step of approximately $11 \bullet\left(\mathrm{R}_{I N} \bullet \mathrm{C}_{\mathrm{IN}}\right)=264$ ns. The impedance and self-settling of external circuitry connected to the analog input pins will increase the overall settling time required. Low impedance sources can directly drive the inputs of the LTC2335-16 without gain error, but high impedance sources should be buffered to ensure sufficient settling during acquisition and to optimize the linearity and distortion performance of the ADC. Settling time is an important consideration even for DC input signals, as the voltages on the sampling capacitors will differ from the analog input pin voltages at the start of acquisition.

Most applications should use a buffer amplifier to drive the analog inputs of the LTC2335-16. The amplifier provides low output impedance, enabling fast settling of the analog signal during the acquisition phase. It also provides isolation between the signal source and the charge flow at the analog inputs when entering acquisition.

## Input Filtering

The noise and distortion of an input buffer amplifier and other supporting circuitry must be considered since they add to the ADC noise and distortion. Noisy input signals should be filtered prior to the buffer amplifier with a lowbandwidth filter to minimize noise. The simple one-pole RC lowpass filter shown in Figure 5 is sufficient for many applications.
At the output of the buffer, a lowpass RC filter network formed by the $600 \Omega$ sampling switch on-resistance ( $R_{\text {IN }}$ ) and the 40 pF sampling capacitance $\left(\mathrm{C}_{\mathrm{IN}}\right)$ limits the input bandwidth on each channel to 7 MHz , which is fast enough to allow for sufficient transient settling during acquisition while simultaneously filtering driver wideband noise. A buffer amplifier with low noise density should be selected to minimize SNR degradation over this bandwidth. An additional filter network may be placed between the buffer output and ADC input to further minimize the noise

## APPLICATIONS INFORMATION



Figure 5. True Bipolar Signal Chain with Input Filtering
contribution of the buffer. A simple one-pole lowpass RC filter is sufficient for many applications.
This filter interacts with the buffer amplifier and slows input settling. It is important that the inputs settle to 16bit resolution within the ADC acquisition time ( $\mathrm{t}_{\mathrm{ACQ}}$ ), as insufficient settling can limit INL and THD performance.
High quality capacitors and resistors should be used in the RC filters since these components can add distortion. NPO/COG and silver mica type dielectric capacitors have excellent linearity. Carbon surface mount resistors can generate distortion from self-heating and from damage that may occur during soldering. Metal film surface mount resistors are much less susceptible to both problems.

## Buffering Arbitrary and Fully Differential Analog Input Signals

The wide common mode input range and high CMRR of the LTC2335-16 allow each channel's $\mathrm{IN}^{+}$and $\mathrm{IN}^{-}$pins to swing with an arbitrary relationship to each other, provided each pin remains between $\left(\mathrm{V}_{\mathrm{CC}}-4 \mathrm{~V}\right)$ and $\mathrm{V}_{\mathrm{EE}}$. This unique feature of the LTC2335-16 enables it to accept
a wide variety of signal swings, simplifying signal chain design. In many applications, connecting a channel's $\mathrm{IN}^{+}$ and $\mathrm{IN}^{-}$pins directly to the existing signal chain circuitry will not allow the channel's sampling network to settle to 16-bit resolution within the ADC acquisition time ( $\mathrm{t}_{\mathrm{ACQ}}$ ). In these cases, it is recommended that two unity-gain buffers be inserted between the signal source and the ADC input pins, as shown in Figure 6a. Table 2 lists several amplifier and lowpass filter combinations recommended for use in this circuit.

The LT1358 combines fast settling, high linearity, and low input-referred noise density, allowing it to approach the full ADC data sheet SNR and THD specifications, when used with a lowpass filter, as shown in the FFT plots in Figures 6 b to 6 e . It may be used without a filter at a loss of 0.2dB SNR due to wideband noise. The LT1469 achieves the full ADC specifications for DC precision, THD, and linearity, at a cost of 0.5 dB in SNR. Finally, the LT1355 provides a good general-purpose combination of THD and SNR at a lower power. Neither the LT1469 nor LT1355 can afford the slowing effect of a lowpass filter if they are to be used at the minimum $t_{A C Q}$ of 420 ns .

Table 2. Recommended Amplifier and Filter Combinations for the Buffer Circuits in Figures 6a and 9. AC Performance Measured Using Circuit in Figure 6a, $\mathbf{\pm 1 0 . 2 4 V}$ Range

| AMPLIFIER | $\mathbf{R}_{\text {FILT }}$ <br> $(\boldsymbol{\Omega})$ | $\mathbf{C}_{\text {FILT }}$ <br> $(\mathbf{p F})$ | INPUT SIGNAL DRIVE | SNR <br> $(\mathbf{d B})$ | THD <br> $(\mathbf{d B})$ | SINAD <br> $(\mathbf{d B})$ | SFDR <br> $(\mathbf{d B})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1 / 2$ LT1358 | 100 | 270 | FULLY DIFFERENTIAL | 94.5 | -120 | 94.5 | 120 |
| $1 / 2$ LT1469 | 0 | 0 | FULLY DIFFERENTIAL | 94.0 | -124 | 94.0 | 120 |
| $1 / 2$ LT1358 | 100 | 270 | TRUE BIPOLAR | 94.5 | -107 | 94.3 | 108 |
| $1 / 2$ LT1358 | 0 | 0 | TRUE BIPOLAR | 94.3 | -108 | 94.2 | 110 |
| $1 / 2$ LT1469 | 0 | 0 | TRUE BIPOLAR | 94.0 | -109 | 94.0 | 110 |
| $1 / 2$ LT1355 | 0 | 0 | TRUE BIPOLAR | 94.1 | -103 | 93.6 | 104 |

## APPLICATIONS INFORMATION



ONLY CHANNEL 0 SHOWN FOR CLARITY
233516 F06a
Figure 6a. Buffering Arbitrary, Fully Differential, True Bipolar, and Unipolar Signals. See Table 2 for Recommended Amplifier and Filter Combinations


233516 F06b
Figure 6b. Two-Tone Test. $\mathrm{IN}^{+}=-7 \mathrm{dBFS} 2 \mathrm{kHz}$ Sine, $\mathrm{IN}^{-}=-7 \mathrm{dBFS}$ 3.1kHz Sine, 32k Point FFT, f $_{\text {SMPL }}=1 \mathrm{Msps}$. Circuit Shown in Figure 6a with LT1358 Amplifiers, $\mathrm{R}_{\mathrm{FILT}}=100 \Omega, \mathrm{C}_{\text {FLI }}=270 \mathrm{pF}$

True Bipolar Drive

Figure 6 d . $\mathrm{IN}^{+}=-1 \mathrm{dBFS} 2 \mathrm{kHz}$ True Bipolar Sine, $\mathrm{IN}^{-}=\mathbf{0 V}, \mathbf{3 2 k}$
Point FFT, $\mathrm{f}_{\text {SMPL }}=1$ Msps. Circuit Shown in Figure 6a with LT1358 Amplifiers, $\mathrm{R}_{\text {FLIT }}=100 \Omega, \mathrm{C}_{\text {FLI }}=270 \mathrm{pF}$

Fully Differential Drive


Figure 6 c . $\mathrm{IN}^{+} / \mathrm{N}^{-}=-1 \mathrm{dBFS} 2 \mathrm{kHz}$ Fully Differential Sine, $\mathrm{V}_{\mathrm{CM}}=$ OV, 32k Point FFT, $\mathrm{f}_{\text {SMPL }}=1 \mathrm{Msps}$. Circuit Shown in Figure 6a with LT1358 Amplifiers, $\mathrm{R}_{\text {FLT }}=100 \Omega, \mathrm{C}_{\text {FLL }}=270 \mathrm{pF}$

## Unipolar Drive



Figure 6 e . $\mathrm{IN}^{+}=-1 \mathrm{dBFS} 2 \mathrm{kHz}$ Unipolar Sine, $\mathrm{IN}^{-}=\mathbf{0 V}$, $\mathbf{3 2 k}$ Point FFT, $\mathrm{f}_{\text {SMPL }}=1$ Msps. Circuit Shown in Figure 6a with LT1358 Amplifiers, $\mathrm{R}_{\text {FILT }}=100 \Omega, \mathrm{C}_{\text {FILT }}=270 \mathrm{pF}$

## APPLICATIONS INFORMATION

The two-tone test shown in Figure 6b demonstrates the arbitrary inputdrive capability of the LTC2335-16. This test simultaneously drives $\mathrm{IN}^{+}$with a -7dBFS2kHzsingle-ended sine wave and $\mathrm{IN}^{-}$with a -7dBFS 3.1kHz single-ended sine wave. Together, these signals sweep the analog inputs across a wide range of common mode and differential mode voltage combinations, similar to the more general arbitrary input signal case. They also have a simple spectral representation. An ideal differential converter with no common-mode sensitivity will digitize this signal as two -7 dBFS spectral tones, one at each sine wave frequency. The FFT plot in Figure 6b demonstrates the LTC2335-16 response, which approaches this ideal with 118 dB of SFDR limited by the converter's second harmonic distortion response to the 3.1 kHz sine wave on $\mathrm{IN}^{-}$.

The ability of the LTC2335-16 to accept arbitrary signal swings over a wide input common mode range with high CMRR can simplify application solutions. In practice,
many sensors produce a differential sensor voltage riding on top of a large common mode signal. Figure 7a depicts one way of using the LTC2335-16 to digitize signals of this type. The amplifier stage provides a differential gain of approximately $10 \mathrm{~V} / \mathrm{V}$ to the desired sensor signal while the unwanted common mode signal is attenuated by the ADC CMRR. The circuitemploys the $\pm 5 \mathrm{~V}$ SoftSpan range of the ADC. Figure 7b shows measured CMRR performance of this solution, which is competitive with the best commercially available instrumentation amplifiers. Figure 7c shows measured AC performance of this solution.

In Figure 8, another application circuit is shown which uses two channels of the LTC2335-16 to sense the voltage on and bidirectional current through a sense resistor over a wide common mode range. In many applications of this type, the impedance of the external circuitry is low enough that the ADC sampling network can fully settle without buffering.


Figure 7a. Digitize Differential Signals Over a Wide Common Mode Range

## APPLICATIONS INFORMATION



Figure 7b. CMRR vs Input Frequency. Circuit Shown in Figure 7a

Figure 7c. $\mathrm{IN}^{+} / \mathrm{NN}^{-}=450 \mathrm{mV}$ 2kHz Fully Differential Sine, $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 24 \mathrm{~V}, \mathbf{3 2 k}$ Point FFT, $\mathrm{f}_{\text {SMPL }}=200 \mathrm{ksps}$. Circuit Shown in Figure 7a


ONLY CHANNELS 0 AND 1 SHOWN FOR CLARITY

$$
I_{\text {SENSE }}=\frac{V_{S 1}-V_{S 2}}{R_{S E N S E}} \quad-\begin{aligned}
& -10.24 \mathrm{~V} \leq \mathrm{V}_{S 1} \leq 10.24 \mathrm{~V} \\
& -10.24 \mathrm{~V} \leq \mathrm{V}_{S 2} \leq 10.24 \mathrm{~V}
\end{aligned}
$$

Figure 8. Sense Voltage (CHO) and Current (CH1) Over a Wide Common Mode Range

## Buffering Single-Ended Analog Input Signals

While the circuit shown in Figure 6a is capable of buffering single-ended input signals, the circuit shown in Figure 9 is preferable when the single-ended signal reference level is inherently low impedance and doesn't require buffering. This circuiteliminates one driver and lowpass filter, reducing part count, power dissipation, and SNR degradation due to driver noise. Using the recommended driver and filter combinations in Table 2, the performance of this circuit with single-ended input signals is on par with the performance of the circuit in Figure 6a.


Figure 9. Buffering Single-Ended Input Signals. See Table 2 For Recommended Amplifier and Filter Combinations

