

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Dual I²C Power Supply Monitor and Margining Controller

FEATURES

- Less Than $\pm 0.5\%$ Total Unadjusted Error 14-Bit $\Delta\Sigma$ ADC with On-Chip Reference
- Dual, 8-Bit IDACs with 1x Voltage Buffers
- Linear, Voltage Servo Adjusts Supply Voltages by Ramping IDAC Outputs Up/Down
- I²C Bus Interface (SMBus Compatible)
- Extensive, User Configurable Fault Monitoring
- On-Chip Temperature Sensor
- Available in 24-Pin 4mm × 5mm QFN Package

APPLICATIONS

- Dual Power Supply Voltage Servo
- Monitoring Supply Voltage and Current
- Programmable Power Supplies
- Programmable Reference

DESCRIPTION


The LTC®2970 is a dual power supply monitor and margining controller with an SMBus compatible I²C bus interface. A low-drift, on-chip reference and 14-bit $\Delta\Sigma$ A/D converter allow precise measurements of supply voltages, load currents or internal die temperature. Fault management allows \overline{ALERT} to be asserted for configurable overvoltage and undervoltage fault conditions. Two voltage buffered, 8-bit IDACs allow highly accurate programming of DC/DC converter output voltages. The IDACs can be configured to automatically servo the power supplies to the desired voltages using the ADC. The LTC2970-1 adds a tracking feature that can be used to turn multiple power supplies on or off in a controlled manner.

The bus address is set to 1 of 9 possible combinations by pin strapping the ASEL0 and ASEL1 pins. The LTC2970/LTC2970-1 are packaged in a 24-pin, $4\text{mm} \times 5\text{mm}$ QFN package.


(T, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION

Dual Power Supply Monitor and Controller (One of Two Channels Shown)



ADC Total Unadjusted Error vs Temperature






ABSOLUTE MAXIMUM RATINGS

(Notes 1 and 2)

PIN CONFIGURATION



ORDER INFORMATION http://www.linear.com/product/LTC2970#orderinfo

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
|-------------------|---------------------|---------------|--------------------------------|-------------------|
| LTC2970CUFD#PBF | LTC2970CUFD#TRPBF | 2970 | 24-Pin (4mm × 5mm) Plastic QFN | 0°C to 70°C |
| LTC2970CUFD-1#PBF | LTC2970CUFD-1#TRPBF | 29701 | 24-Pin (4mm × 5mm) Plastic QFN | 0°C to 70°C |
| LTC2970IUFD#PBF | LTC2970IUFD#TRPBF | 2970 | 24-Pin (4mm × 5mm) Plastic QFN | -40°C to 85°C |
| LTC2970IUFD-1#PBF | LTC2970IUFD-1#TRPBF | 29701 | 24-Pin (4mm × 5mm) Plastic QFN | -40°C to 85°C |
| LTC2970HUFD#PBF | LTC2970HUFD#TRPBF | 2970 | 24-Pin (4mm × 5mm) Plastic QFN | -40°C to 125°C |
| LTC2970HUFD-1#PBF | LTC2970HUFD-1#TRPBF | 29701 | 24-Pin (4mm × 5mm) Plastic QFN | -40°C to 125°C |

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on nonstandard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{12VIN} = 12V$, V_{DD} and REF pins floating unless otherwise indicated, $C_{VDD} = 100$ nF and $C_{REF} = 100$ nF.

| SYMBOL | PARAMETER | CONDITIONS | | MIN | TYP | MAX | UNITS |
|--------------------------------------|---|--|---|------------|-------|------|---------|
| Power-Supp | ly Characteristics | | | | | | |
| I _{V12} | 12V _{IN} Supply Current | V _{12VIN} = 12V, V _{DD} Floating | • | | 4.24 | 7.5 | mA |
| I_{DD} | V _{DD} Supply Current | $V_{DD} = 5V$, $V_{12VIN} = V_{DD}$ | • | | 3.7 | 5 | mA |
| V_{LKO} | V _{DD} Undervoltage Lockout | V _{DD} Ramping-Down, V _{12VIN} = V _{DD} | • | 3.7 | 4.14 | 4.4 | V |
| | V _{DD} Undervoltage Lockout Hysteresis | | | | 118 | | mV |
| V_{DD} | Supply Input Operating Range | | • | 4.5 | | 5.75 | V |
| | Regulator Output Voltage | $8V \le V_{12VIN} \le 15V, -1mA \le I_{VDD} \le 0$ | • | 4.75 | 4.95 | 5.25 | V |
| | Regulator Output Voltage Temperature Coefficient | | | | 10 | | ppm/°C |
| | Regulator Output Voltage Load Regulation | -1mA ≤ I _{VDD} ≤ 0 | | | 160 | | ppm/mA |
| | Regulator Line Regulation | $8V \le V_{12VIN} \le 15V$, $I_{VDD} = 0mA$ | | | 80 | | ppm/V |
| | Regulator Output Short-Circuit Current | $V_{12VIN} = 12V, V_{DD} = 0V$ | • | - 5 | -34 | -63 | mA |
| V _{12VIN} | 12V _{IN} Supply Operating Range | | • | 8 | | 15 | V |
| Voltage Ref | erence Characteristics | | | | | | |
| $\overline{V_{REF}}$ | Reference Output Voltage | | | | 1.229 | | V |
| | Reference Voltage Temperature Coefficient | | | | 2 | | ppm/°C |
| | Reference Overdrive Voltage Input Range | | • | 1 | | 1.5 | V |
| ADC Charac | teristics | | | • | | | |
| N_ADC | Resolution | N_ADC = 8.192V/16384 | | | 500 | | μV/LSB |
| TUE_ADC | Total Unadjusted Error | $V_{IN} = 3V$, $V_{IN} = V_{INn_xP} - V_{INn_xM}$ (Note 3) | • | | | ±0.5 | % |
| INL_ADC | Integral Nonlinearity | (Note 4) | • | -4.5 | 2 | 4.5 | LSB |
| DNL_ADC | Differential Nonlinearity | (Note 7) | • | | | ±0.5 | LSB |
| V _{IN_ADC} | Input Voltage Range | | • | 0 | | 6 | V |
| $\overline{V_{OS_ADC}}$ | Offset Error | | • | -1000 | -316 | 1000 | μV |
| | Offset Error Drift | | | | 0.19 | | μV/°C |
| GAIN_ADC | Gain Error | Full-Scale V _{IN} = 6V | • | | | ±0.4 | % |
| | Gain Error Drift | | | | 3 | | ppm/°C |
| T _{CONV_ADC} | Conversion Time | | | | 33.3 | | ms |
| C _{IN_ADC} | Input Sampling Capacitance | | | | 3 | | pF |
| F _{IN_ADC} | Input Sampling Frequency | | | | 61.4 | | kHz |
| I _{LEAK_ADC} | Input Leakage Current | 0V < V _{IN} < 6V | • | | | ±0.1 | μА |
| IDAC Output | Current Characteristics | | ' | | | | |
| N_I _{OUT} | Resolution (Guaranteed Monotonic) | | | 8 | | | Bits |
| INL_I _{OUT} | Integral Nonlinearity | V_{IOUT} _n < V_{DD} - 1.5 V | • | | | ±1 | LSB |
| DNL_I _{OUT} | Differential Nonlinearity | V _{IOUT} / V _{DD} − 1.5V | • | | | ±1 | LSB |
| I _{FS} -I _{OUT} | Full-Scale Output Current | V _{IOUT} , < V _{DD} – 1.5V, DAC Code = 'hff | • | -236 | -255 | -276 | μА |
| I _{DRIFT} -I _{OUT} | Output Current Drift | DAC Code = 'hff | | | 32 | | ppm/°C |
| I _{OS} -I _{OUT} | Offset Current | DAC Code = 'h00 | • | | | ±0.1 | μА |
| | | 1 | | 1 | | | 29701fe |



ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{12VIN} = 12V$, V_{DD} and REF pins floating unless otherwise indicated, $C_{VDD} = 100nF$ and $C_{REF} = 100nF$.

| SYMBOL | PARAMETER | CONDITIONS | | MIN | TYP | MAX | UNITS |
|-----------------------------|------------------------------------|--|---|-------|-------------|-----------------------|------------|
| Voltage Buf | fered IDAC Output Characteristics | | | | | | |
| INL_V _{OUT} | Integral Nonlinearity | $R_{IOUTn} = 10k\Omega$, No Load on V_{OUTn} (Note 5) | • | | | ±1 | LSB |
| DNL_V _{OUT} | Differential Nonlinearity | $R_{IOUTn} = 10k\Omega$, No Load on V_{OUTn} (Note 5) | • | | | ±1 | LSB |
| $\overline{V_{OS}-V_{OUT}}$ | Offset Voltage | $V_{OS} = V_{OUTn} - V_{IOUTn}$, No Load on V_{OUTn} | • | | 1.6 | ±10 | mV |
| | Output Voltage Drift | No Load on V _{OUT} n | | | 0.17 | | μV/°C |
| $\overline{V_{OUT}}$ | Load Regulation | $0.1V < V_{OUTn} < V_{DD} - 1.5V$, I_{VOUTn} Source = 1mA | | | - 57 | | ppm/mA |
| | | $0.1V < V_{OUTn} < V_{DD} - 1.5V$, $I_{VOUTn} Sink = 1mA$ | | | 100 | | ppm/mA |
| | Leakage Current | V_{OUTn} High-Z, $OV \le V_{OUTn} \le V_{DD}$ | • | | 1 | ±100 | nA |
| | Short-Circuit Current Low | V _{OUT} n Shorted to GND | • | | | -50 | mA |
| | Short-Circuit Current High | V _{OUT} Shorted to V _{DD} | • | | - | 50 | mA |
| Soft Connec | t Comparator Characteristics (CMPO | , CMP1) | | | | | |
| V _{OS} | Offset Voltage | | | | ±3 | | mV |
| Temperatur | e Sensor Characteristics | | | | | | |
| TMP | Gain | | | | 0.25 | | °C/LSB |
| 12V _{IN} Volta | ge Divider Characteristics | | | | | | |
| GAIN_12V _{IN} | Gain | | • | 0.329 | 0.333 | 0.335 | V/V |
| Digital Inpu | ts SCL, SDA, GPIO_CFG, GPIO_0, GF | PIO_1 | | | | | |
| V _{IH} | High Level Input Voltage | SDA, SCL | • | 2.1 | | | V |
| | | GPIO_CFG, GPIO_0, GIPO_1 | • | 1.6 | | | V |
| $\overline{V_{IL}}$ | Low Level Input Voltage | SDA, SCL | • | | | 1.5 | V |
| | | GPIO_CFG, GPIO_0, GIPO_1 | • | | | 1.0 | V |
| V _{HYST} | Input Hysteresis | | | | 0.08 | | V |
| I _{LEAK} | Input Leakage Current | $0V \le V_{IN} \le 6V$ | • | | | ±1 | μA |
| C _{IN} | Input Capacitance | | | | 10 | | pF |
| Three State | Inputs ASEL[1:0] | | | | | l | |
| V _{IH_ASEL} | Input High Threshold Voltage | | • | | | V _{DD} – 0.5 | V |
| V _{IL_ASEL} | Input Low Threshold Voltage | | • | 0.5 | | | V |
| I _{IN,HL} | High, Low Input Current | ASEL[1:0] = 0, V _{DD} | • | | | ±20 | μA |
| I _{IN.Z} | High Z Input Current | | • | ±2 | | | <u></u> μA |
| , | Outputs SDA, GPIO_CFG, GPIO_0, G | PIO_1, ALERT | 1 | | | | <u>·</u> _ |
| $\overline{V_{0L}}$ | Output Low Voltage | I _{SINK} = 3mA | • | | | 0.4 | V |
| I _{OH} | Input Leakage Current | $0V \le V_{IN} \le 6V$ | • | | | ±1 | μA |
| J11 | | 114 | | | | | |

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25 \, ^{\circ} C$.

| SYMBOL | PARAMETER | CONDITIONS | | MIN | TYP | MAX | UNITS |
|------------------------------|--|---|---|----------|-----|-----|----------|
| I ² C Interface | Timing Characteristics | | | | | | |
| f _{SCL} | Serial Clock Frequency | (Note 6) | • | 10 | | 400 | kHz |
| t_{LOW} | Serial Clock Low Period | (Note 6) | • | 1.3 | | | μs |
| t _{HIGH} | Serial Clock High Period | (Note 6) | • | 0.6 | | | μs |
| t _{BUF} | Bus Free Time Between Stop and Start | (Note 6) | • | 1.3 | | | μs |
| t _{HD,STA} | Start Condition Hold Time | (Note 6) | • | 600 | | | ns |
| t _{SU,STA} | Start Condition Setup Time | (Note 6) | • | 600 | | | ns |
| t _{SU,STO} | Stop Condition Setup Time | (Note 6) | • | 600 | | | ns |
| t _{HD,DAT} | Data Hold Time (LTC2970 Receiving Data) Data Hold Time (LTC2970 Transmitting Data) | (Note 6) | • | 0 300 | | 900 | ns ns |
| t _{SU,DAT} | Data Setup Time (LTC2970 Receiving Data) | (Note 6) | • | 100 | | | ns |
| t _{SP} | Pulse Width of Spike Suppressed | (Note 6) | • | | 98 | | ns |
| t _{SETUP_GPIO} | GPIO_0 and GPIO_1 Setup Time | GPIO_0 and GPIO_1 input setup time prior to the 26th rising SCL of an IO() I ² C read. These inputs must be valid and stable by this time to be returned in the IO() read result. (Note 6) | • | 2.5 | | | μѕ |
| thold_gpio | GPIO_0 and GPIO_1 Hold Time | GPIO_0 and GPIO_1 input hold time after the 26th rising SCL of an IO() I ² C read. These inputs must be held until this amount of time has elapsed to be returned in the IO() read result. (Note 6) | • | 2.5 | | | μѕ |
| t _{OUT_GPIO} | GPIO_0 and GPIO_1 Output Time | GPIO_0 and GPIO_1 output delay after the 35th rising SCL of an I ² C write. These outputs will become high impedance or begin driving low by this time. (Note 6) | • | | | 2.5 | μѕ |
| Internal Time | rs | | | | | | |
| t _{TIMEOUT_SMB} | Stuck BUS Timer | The LTC2970 will release the I ² C bus and terminate the current command if the command is not completed before this amount of time has elapsed. | | 24 | 32 | 39 | ms |
| t _{SETUP_ADC} | ADC Channel Setup Time | After selecting a new ADC channel, the LTC2970 will wait this amount of time to allow the analog input to settle before beginning an ADC conversion. | | | 304 | | μѕ |
| t _{TIMEOUT} SYNC | Tracking SYNC Failure Timer | LTC2970-1 Only: The LTC2970-1 will abort a pending SYNC() command if a tracking command is not received before this amount of time has elapsed. | | | 255 | | ms |
| thold_track | Tracking IDAC Disconnect Delay | LTC2970-1 Only: After the tracking algorithm asserts CPIO_CFG low, the LTC2970-1 will delay disconnecting the IDACs from the power supply feedback nodes by this amount of time. Used while tracking power supplies on. | | | 32 | | ms |



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25 \, ^{\circ}C$.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
|------------------------|--------------------------------|---|-----|-----|-----|--------|
| tsetup_track | Tracking IDAC Disconnect Delay | LTC2970-1 Only: After the tracking algorithm asserts CPIO_CFG high, the LTC2970-1 will wait this amount of time before starting to decrement Chn_a_ delay_track[9:0]. Used while tracking power supplies off. | | 32 | | ms |
| t _{DEC_TRACK} | Tracking IDAC Decrement Rate | LTC2970-1 Only: The LTC2970-1 changes Chn_a_delay_track[9:0] at this rate. | | 88 | | μs/LSB |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 3: TUE (%) is defined as:

% Gain Error +
$$\frac{(INL \cdot 500\mu V/LSB + V_{OS})}{V_{IN}} \cdot 100$$

Note 4: Integral nonlinearity (INL) is defined as the deviation of a code from a straight line passing through the actual endpoints (0V and 6V) of the transfer curve. The deviation is measured from the center of the quantization band.


Note 5: Nonlinearity is defined from the first code that is greater than or equal to the maximum offset specification to code 255 (full-scale).

Note 6: Maximum capacitive load, CB, for SCL and SDA is 400pF. Data and clock rise time (t_r) and fall time (t_f) are: $(20 + 0.1 \cdot C_B)(ns) < t_r < 300ns$ and $(20 + 0.1 \cdot C_B)(ns) < t_f < 300ns$. $C_B =$ capacitance of one bus line in pF. SCL and SDA external pull-up voltage, V_{10} , is $3V < V_{10} < 5.5V$.


Note 7: This specification is guaranteed by design.


TIMING DIAGRAM


The I²C Bus Specification





TYPICAL PERFORMANCE CHARACTERISTICS


























TYPICAL PERFORMANCE CHARACTERISTICS









TEMPERATURE (°C)

100

125

29701 G10


150

10mV PER DIVISION


254.50

-25 0 25 50 75


-50








Voltage Buffered IDAC Soft-Connect Transient Response




10mV PER DIVISION


Voltage Buffered IDAC Transient Response During Transition from On State to High-Z State



Temperature Sensor Error vs Temperature



V_{DD} Regulator Output Voltage vs Temperature





29701fe




10mV PER DIVISION

TYPICAL PERFORMANCE CHARACTERISTICS







PIN FUNCTIONS

V_{INO_AP} (**Pin 1**): Positive CHO_A ADC Multiplexer Input. The output of the differential, 7:1 multiplexer connects to the input of the ADC. CHO_A can be configured to servo IDACO.

V_{INO_AM} (**Pin 2**): Negative CHO_A ADC Multiplexer Input. The output of the differential, 7:1 multiplexer connects to the input of the ADC. CHO_A can be configured to servo IDACO.

V_{INO_BP} (Pin 3): Positive CHO_B ADC Multiplexer Input. The output of the differential, 7:1 multiplexer connects to the input of the ADC. CHO_B is a voltage monitor input only.

V_{INO_BM} (**Pin 4**): Negative CHO_B ADC Multiplexer Input. The output of the differential, 7:1 multiplexer connects to the input of the ADC. CHO_B is a voltage monitor input only.

V_{IN1_AP} (**Pin 5**): Positive CH1_A ADC Multiplexer Input. The output of the differential, 7:1 multiplexer connects to the input of the ADC. CH1_A can be configured to servo IDAC1.

V_{IN1_AM} (**Pin 6**): Negative CH1_A ADC Multiplexer Input. The output of the differential, 7:1 multiplexer connects to the input of the ADC. CH1_A can be configured to servo IDAC1.

V_{IN1_BP} (**Pin 7**): Positive CH1_B ADC Multiplexer Input. The output of the differential, 7:1 multiplexer connects to the input of the ADC. CH1 B is a voltage monitor input only.

V_{IN1_BM} (**Pin 8**): Negative CH1_B ADC Multiplexer Input. The output of the differential, 7:1 multiplexer connects to the input of the ADC. CH1_B is a voltage monitor input only.

 V_{DD} (Pin 9): V_{DD} Power Supply, Voltage Monitor Input, and Internal 5V Regulator Output. The supply input range is 4.5V to 5.75V. The V_{DD} pin voltage can be connected to the ADC through an internal mux. Bypass the V_{DD} pin to device ground with a 100nF capacitor (C_{VDD}). If no 5V input voltage supply is available, float the V_{DD} pin and power the LTC2970 from the $12V_{IN}$ pin.

12V_{IN} (**Pin 10**): 12V Power Supply and Voltage Monitor Input. An internal regulator generates 5V from $12V_{IN}$. The input range for $12V_{IN}$ is 8V to 15V. Bypass this pin with a 100nF capacitor. The regulator's output is connected to the V_{DD} pin. The $12V_{IN}$ pin voltage can also be monitored by the ADC through a 3:1 attenuator and the internal mux. If no 12V supply input is available, tie the $12V_{IN}$ to the V_{DD} pin and operate from 4.5V to 5.75V.

V_{OUTO} (**Pin 11**): CHO Voltage Output. Buffered version of IDACO output voltage.



PIN FUNCTIONS

V_{OUT1} (Pin 12): CH1 Voltage Output. Buffered version of IDAC1 output voltage.

I_{OUT1} (Pin 13): IDAC1 Current Output. Connect a resistor between this pin and the point-of-load ground for channel 1. The IDAC sources between 0 and 255μA.

I_{OUTO} (Pin 14): IDACO Current Output. Connect a resistor between this pin and the point-of-load ground for channel 0. The IDAC sources between 0 and 255μA.

GPIO_1 (Pin 15): General Purpose Input or Open Drain Digital Output. GPIO_1 can be configured as the IDAC Fault or Faults output, a digital input, or an open-drain digital output.

GPIO_0 (Pin 16): General Purpose Input or Open Drain Digital Output. GPIO_0 can be configured as the voltage monitor power-good or power-good bar output, a digital input, or a programmable open-drain output. Power good is the NOR of all instantaneous OV and UV faults; it does not include IDAC faults.

ALERT (Pin 17): Open Drain <u>Digital</u> Output. Connect the SMBALERT signal to this pin. <u>ALERT</u> is asserted low when either IDACO or IDAC1 rails out (optional), or when one of the monitored voltages ventures outside its UV and OV thresholds (also optional).

SCL (Pin 18): Serial Bus Clock Input.

SDA (Pin 19): Serial Bus Data Input and Output.

GPIO_CFG (Pin 20): GPIO Configuration Digital Input and Open Drain Output. Pulling GPIO_CFG high will cause the GPIO_0 and GPIO_1 open-drain outputs to automatically assert low after a power-on reset. If GPIO_CFG is pulled low, then GPIO_0 and GPIO_1 do not assert low after power-up.

ASEL1 (Pin 21): Slave Address Select Bit 1. Tie this pin to the V_{DD} pin, ground, or float in order to select the address location (see Table 2).

ASELO (Pin 22): Slave Address Select Bit 0. Tie this pin to the V_{DD} pin, ground, or float in order to select the address location (see Table 2).


REF (Pin 23): Internal Reference Output or ADC Reference Overdrive Input. The voltage at this pin determines the full-scale input voltage of the delta-sigma ADC ($V_{FULL-SCALE} = 6.65 \cdot V_{REF}$, typically). An internal 3.5k resistor decouples the reference output from this pin. Bypass this pin to RGND with a 100nF capacitor (C_{RFF}).

RGND (Pin 24): Reference Ground. Connect to device ground.

GND (Pin 25): Device Ground. Must be soldered to ground.



BLOCK DIAGRAM



LTC2970/LTC2970-1

TABLE OF CONTENTS (For Operations Sections)

| 1. | LTC2970 Operation Overview | 13 |
|-----|---|----|
| 2. | I ² C Serial Digital Interface | 14 |
| 3. | Register Command Set | 15 |
| 4. | Detailed I ² C Command Register Descriptions | 16 |
| 5. | Soft Connecting the LTC2970 to the Power Supply Feedback Node | 20 |
| 6. | Hard Connecting the LTC2970 to the Power Supply Trim Pin | 20 |
| 7. | Programming a Previously Connected IDAC | 21 |
| 8. | Disconnecting the LTC2970 from the Power Supply Trim Pin | 21 |
| 9. | Tracking Power Supplies Overview (LTC2970-1 Only) | 21 |
| 10. | Tracking Power Supplies On (LTC2970-1 Only) | 21 |
| 11. | Tracking Power Supplies Off (LTC2970-1 Only) | 22 |
| 12. | Continuous Power Supply Voltage Servo | 23 |
| 13. | One Time Power Supply Voltage Servo | 24 |
| 14. | One Time Power Supply Voltage Servo with Repeat On Fault | 24 |
| 15. | Configuring ADC to Monitor Input Channels and Internal Temperature Sensor | 24 |
| 16. | Generating and Monitoring Instantaneous Faults | 25 |
| 17. | Generating and Monitoring Latched Faults | 26 |
| 18. | General Purpose Input/Output Pins | 27 |
| 19. | Advanced Development Features | 27 |

1. LTC2970 Operation Overview

The LTC2970 is designed to control and monitor two power supplies. The LTC2970's superior accuracy allows it to precisely servo each supply's output voltage over a wide range of operating conditions; increasing accuracy, reducing power requirements and component costs. Margining may be performed with equal ease and precision. The monitoring functions allow for increased reliability by alerting a system host about incipient failures before they occur. The seven channel ADC may also be used to monitor current, temperature, and the 5V or optional 12V supply.

The LTC2970's unique architecture and control algorithm have been especially tailored for power supply management. The soft connect feature allows the LTC2970 to begin controlling a power supply without perturbing its initial value. The delta-sigma ADC architecture was specifically chosen to average out power-supply noise and allow the LTC2970 to ignore fast transients. Unlike discrete time DACs, the LTC2970's continuous time, voltage buffered IDAC is ideal for noise sensitive applications. The servo algorithm limits the IDAC step size to one LSB per iteration in order to minimize power supply transients. The point of load ground reference for the IDAC outputs minimize errors that would otherwise occur in a power system that experiences ground bounce. By selecting two resistor values, the user can choose the appropriate resolution while providing an important hardware range limit beyond which the supply may not be driven. The servo on fault option allows the LTC2970 to further reduce output voltage disturbances by only stepping the IDAC when the output voltage drifts outside of a user programmable window. The LTC2970 powers up in a high impedance state and will not interfere with default power supply operation. Similarly, powering down the LTC2970 will restore its high impedance state.

All communication with the LTC2970 is performed over an industry standard I²C bus. The LTC2970 I²C interface also meets all SMBus setup times, hold times, and timeout requirements. The ALERT pin may be used to signal that one or more of the fourteen configurable fault limits have been reached. Each fault may be individually masked. The I²C interface supports word reads, word writes and the SMBus Alert Response Address protocol. Two general purpose IO pins may be used to provide additional fault information or user defined system control. Powering down the LTC2970 will not interfere with I²C operation.

The LTC2970-1 enables power supply tracking and sequencing with the addition of a few external components. A special global address and synchronization command allow multiple LTC2970-1's to track and sequence multiple pairs of power supplies.

The LTC2970 can perform the following operations:

- Accept all programming commands and report status over the I²C or SMBus bus.
- Command each voltage buffered IDAC to connect to the corresponding power supply's feedback node through an external resistor using the IDAC code that most closely approximates the feedback node's regulation voltage (Soft Connect).
- Command each voltage buffered IDAC output to connect to the corresponding power supply's feedback node through an external resistor with a user-selected IDAC code (Hard Connect).
- Change the code of a previously connected IDAC.
- Disconnect each voltage buffered IDAC output from the power supply's feedback node.
- LTC2970-1 Only: Track two power supplies up or down.
 Multiple LTC2970-1's can be configured to track simultaneously or in a sequence.



- Continuously servo one or both supplies to a programmed voltage.
- Perform a one-time servo of one or both supplies to a programmed voltage and hold the servo codes in the controlling IDAC.
- Perform a one time servo of one or both supplies to a programmed voltage and hold the code(s) in the controlling IDAC(s) until over/under voltage monitoring detects a fault, at which point a control bit may be used to allow the LTC2970 to servo back to the initial voltage target.
- Select any combination of seven possible ADC channels to be monitored by the ADC.
- Generate instantaneous faults based on user programmable overvoltage and undervoltage limits and fixed IDAC limits. The status of OR'd voltage limit faults and IDAC faults may be output over GPIO_0 and GPIO_1, respectively.
- Enable instantaneous faults to set associated latched faults using the FAULT_EN register. The status of OR'd latched faults may be signalled using ALERT.
- Configure the GPIO_0 and GPIO_1 pins to act as inputs or outputs.

2. I²C Serial Digital Interface

The LTC2970 communicates with a host (master) using the 2-wire, I²C serial bus interface. The Timing Diagram shows the timing relationship of the signals on the bus.

The two bus lines, SDA and SCL, must be high when the bus is not in use. External pull-up resistors or current sources are required on these lines.

The LTC2970 I²C interface is SMBus compatible; it meets all SMBus setup times, hold times and timeout requirements.

The LTC2970 is a receive-only (slave) device. The LTC2970 can signal the host through the SMBALERT protocol that it wants to talk by asserting \overline{ALERT} low. The LTC2970 supports the three I²C protocols summarized in Table 1.

Slave Address

The LTC2970 can respond to one of nine 7-bit addresses. The two slave address select pins (ASEL1 and ASEL0) are programmed by the user and determine the slave address, as shown in Table 2.

The LTC2970 also supports the ARA address and a global address that allows multiple LTC2970s to be programmed with the same data simultaneously, as shown in Table 3.

Table 1. Supported I²C Command Types

READ DATA WORD:

S:ADR:W:A:CMD:A:Sr:ADR:R:A:DATA:A:DATA:NACK:P

WRITE DATA WORD:

S:ADR:W:A:CMD:A:DATA:A:DATA:A:P

ALERT RESPONSE

S:ARA:R:A:ADR:NACK:P:



Table 2. LTC2970 Address Table

| ADDRESS[7:0] (R/W = 0) | ADDRESS[7:1] | ASEL1 | ASEL0 |
|---------------------------|--------------|-------|-------|
| 8'hB8 | 7'h5C | L | L |
| 8'hBA | 7'h5D | L | F |
| 8'hBC | 7'h5E | L | Н |
| 8'hBE | 7'h5F | F | L |
| 8'hD6 | 7'h6B | F | F |
| 8'hD8 | 7'h6C | F | Н |
| 8'hDA | 7'h6D | Н | L |
| 8'hDC | 7'h6E | Н | F |
| 8'hDE | 7'h6F | Н | Н |

Table 3. Special LTC2970 Addresses

| | ADDRESS[7:0] (R/W = 0) | ADDRESS[7:1] | FUNCTION |
|--------|---------------------------|--------------|--|
| ARA | 8'h18 | 7'h0C | This is the standard Alert Response Address for all SMBus devices. This address is independent of the value of the ASEL1 and ASEL0 pins. |
| Global | 8'hB6 | 7'h5B | This a global address to which all LTC2970s will respond. This address is independent of the value of the ASEL1 and ASEL0 pins. |

3. Register Command Set

| COMMAND FUNCTION | MMAND FUNCTION DESCRIPTION | | DATA LENGTH | COMMAND Byte Value |
|----------------------|---|------------|----------------|-----------------------|
| FAULT() | Instantaneous Fault Status For All Channels | Read Only | 16 Bits | 'h00 |
| FAULT_EN() | Enable For All Latched Faults and Servo On Fault | Read/Write | 16 Bits | 'h08 |
| FAULT_LA_INDEX() | Index to All Latched Faults | Read Only | 16 Bits | 'h10 |
| FAULT_LA() | Latched Fault Status For All Channels | Read Only | 16 Bits | 'h11 |
| 10() | IO Control and Status Register | Read/Write | 16 Bits | 'h17 |
| ADC_MON() | Control Register For Selecting ADC Channels to Monitor | Read/Write | 16 Bits | 'h18 |
| *SYNC() | Control Register For Synchronizing Tracking Across Multiple Devices | Read/Write | 16 Bits | 'h1F |
| VDD_ADC() | V _{DDIN} ADC Conversion Result Register | Read Only | 16 Bits | 'h28 |
| VDD_OV() | V _{DDIN} Overvoltage Monitor Control Register | Read/Write | 16 Bits | 'h29 |
| VDD_UV() | V _{DDIN} Undervoltage Monitor Control Register | Read/Write | 16 Bits | ʻh2A |
| V12_ADC() | 12V _{IN} ADC Conversion Result Register | Read Only | 16 Bits | 'h38 |
| V12_0V() | 12V _{IN} Overvoltage Monitor Control Register | Read/Write | 16 Bits | 'h39 |
| V12_UV() | 12V _{IN} Undervoltage Monitor Control Register | Read/Write | 16 Bits | ʻh3A |
| CHO_A_ADC() | CHO_A ADC Conversion Result Register | Read Only | 16 Bits | 'h40 |
| CH0_A_OV() | CHO_A Overvoltage Monitor Control Register | Read/Write | 16 Bits | 'h41 |
| CH0_A_UV() | CHO_A Undervoltage Monitor Control Register | Read/Write | 16 Bits | 'h42 |
| CH0_A_SERVO() | CHO_A Voltage Servo Control Register | Read/Write | 16 Bits | 'h43 |
| CHO_A_IDAC() | CHO_A IDAC Control Register | Read/Write | 16 Bits | 'h44 |
| *CH0_A_IDAC_TRACK() | CHO_A IDAC Track Final Value Register | Read/Write | 16 Bits | 'h45 |
| *CH0_A_DELAY_TRACK() | CHO_A IDAC Track Delay Register | Read/Write | 16 Bits | 'h46 |
| CH0_B_ADC() | CHO_B ADC Conversion Result Register | Read Only | 16 Bits | 'h48 |
| CH0_B_OV() | CH0_B Overvoltage Monitor Control Register | Read/Write | 16 Bits | 'h49 |
| CH0_B_UV() | CHO_B Undervoltage Monitor Control Register | Read/Write | 16 Bits | ʻh4A |
| CH1_A_ADC() | CH1_A ADC Conversion Result Register | Read Only | 16 Bits | 'h50 |
| CH1_A_0V() | CH1_A Overvoltage Monitor Control Register | Read/Write | 16 Bits | 'h51 |
| CH1_A_UV() | CH1_A Undervoltage Monitor Control Register | Read/Write | 16 Bits | 'h52 |



L: $V_{ASELn} < V_{IL_ASEL}$ F: ASELn Floating H: $V_{ASELn} > V_{IH_ASEL}$

3. Register Command Set (Cont.)

| COMMAND FUNCTION | DESCRIPTION | R/W | DATA Length | COMMAND Byte value |
|---|---|------------|----------------|-----------------------|
| CH1_A_SERVO() | CH1_A Voltage Servo Control Register | Read/Write | 16 Bits | 'h53 |
| CH1_A_IDAC() | CH1_A IDAC Control Register | Read/Write | 16 Bits | 'h54 |
| *CH1_A_IDAC_TRACK() | CH1_A IDAC Track Control Register | Read/Write | 16 Bits | 'h55 |
| *CH1_A_DELAY_TRACK() | CH1_A IDAC Track Delay Register | Read/Write | 16 Bits | 'h56 |
| CH1_B_ADC() | CH1_B ADC Conversion Result Register | Read Only | 16 Bits | 'h58 |
| CH1_B_OV() | CH1_B Overvoltage Monitor Control Register | Read/Write | 16 Bits | 'h59 |
| CH1_B_UV() | CH1_B Undervoltage Monitor Control Register | Read/Write | 16 Bits | ʻh5A |
| TEMP_ADC() Temperature ADC Conversion Result Register | | Read/Write | 16 Bits | 'h68 |
| RESERVED() | All other commands are reserved for future expansion and should not be written or read. | Read/Write | 16 Bits | 'hXX |

^{*}LTC2970-1 Only. LTC2970 will not acknowledge these commands.

4. Detailed I²C Command Register Descriptions

FAULT: Instantaneous Fault Register - Read

| | TODE: Motantanous Fault Hogistor House | | | | | |
|----------|--|--|--|--|--|--|
| BIT(s) | SYMBOL | OPERATION | | | | |
| b[0] | Fault_ch0_a_ov | 0 = The associated channel is clear of | | | | |
| b[1] | Fault_ch0_a_uv | instantaneous faults. | | | | |
| b[2] | Fault_ch0_a_idac | 1 = The associated channel has an instantaneous fault. | | | | |
| b[3] | Fault_ch0_b_ov | The reported faults are instantaneous | | | | |
| b[4] | Fault_ch0_b_uv | and not latched. When used in | | | | |
| b[5] | Fault_ch1_a_ov | conjunction with latched faults they | | | | |
| b[6] | Fault_ch1_a_uv | may indicate faults that are transient in nature. | | | | |
| b[7] | Fault_ch1_a_idac | naturo. | | | | |
| b[8] | Fault_ch1_b_ov | | | | | |
| b[9] | Fault_ch1_b_uv | | | | | |
| b[10] | Fault_vdd_ov | | | | | |
| b[11] | Fault_vdd_uv | | | | | |
| b[12] | Fault_v12_ov | | | | | |
| b[13] | Fault_v12_uv | | | | | |
| b[15:14] | Reserved | Always Returns 0 | | | | |

FAULT_EN: Fault Enabling Register - Read/Write

| BIT(s) | SYMBOL | OPERATION |
|--------|----------------------|--|
| b[0] | Fault_en_ch0_a_ov | 0 = The associated bit in the FAULT_LA register will always be 0. (default) |
| b[1] | Fault_en_ch0_a_uv | |
| b[2] | Fault_en_ch0_a_idac | 1 = Instantaneous faults reported in |
| b[3] | Fault_en_ch0_b_ov | the FAULT register will set associated |
| b[4] | Fault_en_ch0_b_uv | bit in the FAULT_LA register. |
| b[5] | Fault_en_ch1_a_ov | |
| b[6] | Fault_en_ch1_a_uv | |
| b[7] | Fault_en_ch1_a_idac | |
| b[8] | Fault_en_ch1_b_ov | |
| b[9] | Fault_en_ch1_b_uv | |
| b[10] | Fault_en_vdd_ov | |
| b[11] | Fault_en_vdd_uv | |
| b[12] | Fault_en_v12_ov | |
| b[13] | Fault_en_v12_uv | |
| b[14] | Fault_en_ch0_a_servo | 0 = Do not re-servo CHO_A in response to instantaneous OV or UV fault. |
| | | 1 = Repeat a one time servo of CHO_A in response to instantaneous OV or UV fault. CHO_A must have servo operation enabled with ChO_a_idac_servo_repeat set low, and Adc_mon_chO_a set high. |
| b[15] | Fault_en_ch1_a_servo | 0 = Do not re-servo CH1_A in response to instantaneous OV or UV fault. |
| | | 1 = Repeat a one time servo of CH1_A in response to instantaneous OV or UV fault. CH1_A must have servo operation enabled with Idac_ch1_a_ servo_repeat set low, and Adc_mon_ ch1_a set high. |
| | | 29701fe |



4. Detailed I²C Command Register Descriptions (Cont.)

FAULT_INDEX: Latched Fault Index Register - Read

| BIT(s) | SYMBOL | OPERATION |
|---------|----------------|--|
| b[0] | Fault_la_index | 0 = All faults indicated by FAULT_LA are clear. |
| | | 1 = One or more faults indicated by FAULT_LA are set. |
| | | This register allows a summary of all latched faults to be viewed in a single read without resetting latched faults. |
| b[15:1] | Reserved | Always Returns 0 |

FAULT_LA: Latched Fault Register - Read

| BIT(s) | SYMBOL | OPERATION |
|----------|---------------------|--|
| b[0] | Fault_la_ch0_a_ov | 0 = The associated channel is clear of |
| b[1] | Fault_la_ch0_a_uv | faults. |
| b[2] | Fault_la_ch0_a_idac | 1 = The associated channel has faulted and is enabled. |
| b[3] | Fault_la_ch0_b_ov | The latched faults are set and held |
| b[4] | Fault_la_ch0_b_uv | when the associated channel's |
| b[5] | Fault_la_ch1_a_ov | instantaneous fault has occured with |
| b[6] | Fault_la_ch1_a_uv | faults enabled. Clearing the enable bit for the associated channel in |
| b[7] | Fault_la_ch1_a_idac | FAULT_EN will immediately clear its |
| b[8] | Fault_la_ch1_b_ov | corresponding latched fault bit. |
| b[9] | Fault_la_ch1_b_uv | All latched channel faults are cleared |
| b[10] | Fault_la_vdd_ov | when this register is read. They may be set again if the instantaneous |
| b[11] | Fault_la_vdd_uv | fault condition and fault_en have not |
| b[12] | Fault_la_v12_ov | changed. |
| b[13] | Fault_la_v12_uv | |
| b[15:14] | Reserved | Always Returns 0 |

IO: Input/Output Data and General Purpose Control Register – Read/Write unless specified otherwise.

| BIT(s) | SYMBOL | OPERATION |
|----------|--------------------|--|
| b[1:0] | lo_cfg_0[1:0] | lo_cfg_0[1:0] is used to configure the function of the GPIO_0 pin and IO(lo_gpio_0). |
| | | 00: lo_gpio_0 = GPIO_0 = Power_good. Power_good asserts high if there are no instantaneous overvoltage or undervoltage faults. |
| | | 01: lo_gpio_0 = GPIO_0 = Power_good_bar. Power_good_bar is the complement of Power_good. |
| | | 10: GPIO_0 is a general-purpose open-drain output and mirrors the value written to lo_gpio_0 (default). |
| | | 11: GPIO_0 is a general-purpose digital input with lo_gpio_0 = GPIO_0 |
| b[3:2] | lo_cfg_1[1:0] | lo_cfg_1[1:0] is used to configure the function of the GPIO_1 pin and IO(lo_gpio_1). |
| | | 00: lo_gpio_1 = GPIO_1 = Idac_fault. Idac_fault asserts if either IDAC value is faulted (Chn_idac[7:0] = 8'h00 or 8'hff) |
| | | 01: lo_gpio_1 = GPIO_1 = Idac_fault_bar. Idac_fault_bar is the complement of Idac_fault. |
| | | 10 = GPIO_1 is a general-purpose open- drain output and mirrors the value written to lo_gpio_1 (default). |
| | | 11 = GPIO_1 is a general-purpose digital input with Io_gpio_1 = GPIO_1 |
| b[4] | lo_gpio_0 | See Io_cfg_0. If the GPIO_CFG pin is pulled-high during a power on reset, Io_gpio_0 is cleared and the GPIO_0 open-drain output will assert low. |
| b[5] | lo_gpio_1 | See lo_cfg_1. If the GPIO_CFG pin is pulled-high during a power on reset, lo_gpio_1 is cleared and the GPIO_1 open-drain output will assert low. |
| b[6] | lo_alertb | Mirrors the value of the ALERT pin. Read only. |
| b[7] | lo_alertb_enb | 1 = ALERT pin never asserts (default). 0 = ALERT pin asserts low when one or more FAULT_LA bits are set. |
| b[8] | lo_i2c_adc_ wen | 1 = Special test mode that inhibits ADC from writing to ADC result register and allows user to update registers over the I ² C serial interface. 0 = Normal operation (default). |
| b[9] | lo_gpio_cfg | Read only. GPIO_CFG digital input and opendrain output. Reading this bit returns the current state of the GPIO_CFG pin voltage. |
| b[10] | lo_track_start | Writing a 1 to this bit will start tracking all enabled channels. Returns a 1 when tracking is pending (LTC2970-1). Reserved on LTC2970 and always returns 0. |
| b[15:11] | Reserved | Always Returns 0 |
| | • | 29701fa |





4. Detailed I²C Command Register Descriptions (Cont.)

ADC_MON: ADC Monitoring Mux Control Register - Read/Write

| BIT(s) | SYMBOL | OPERATION |
|---------|---------------|---|
| b[0] | Adc_mon_vdd | 0 = ADC will not convert associated channel. |
| b[1] | Adc_mon_v12 | (Default) |
| b[2] | Adc_mon_ch0_a | 1 = ADC will continuously convert associated channel. |
| b[3] | Adc_mon_ch0_b | Chamer. |
| b[4] | Adc_mon_ch1_a | |
| b[5] | Adc_mon_ch1_b | |
| b[6] | Adc_mon_temp | |
| b[15:7] | Reserved | Always Returns 0 |

SYNC: Tracking Synchronization Control Register – Read/Write LTC2970-1 Only

| BIT(s) | SYMBOL | OPERATION |
|---------|------------|---|
| b[0] | Sync_track | Write 0 = Do not synchronize. |
| | | 1 = Synchronize all tracking enabled registers to the same starting point. |
| | | Read 0 = The LTC2970-1 is not synchronized for tracking (default). |
| | | 1 = The LTC2970-1 is synchronized for tracking. |
| | | Use of the global address will allow the synchronization status of multiple LTC2970-1s to be verified in a single read; since a one can only be returned if all LTC2970-1s are synchronized. The IO_track_start command may then be issued with the same global address to begin synchronized tracking across multiple ICs. |
| b[15:1] | Reserved | Always Returns 0 |

VDD_ADC, V12_ADC, CH0_A_ADC, CH0_B_ADC, CH1_A_ADC, CH1_B_ADC, and TEMP_ADC: ADC Conversion Result Registers – Read Only Unless Specified Otherwise

| BIT(s) | SYMBOL | OPERATION |
|---------------------------|--|---|
| b[14:0] | Vdd_adc[14:0] | Measured data from ADC conversion. |
| | V12_adc[14:0] | 'h4000 corresponds to negative full-scale |
| | Ch0_a_adc[14:0] | input voltage. 'h0000 corresponds to 0V. |
| | Ch0_b_adc[14:0] | 'h3fff corresponds to full-scale input voltage. |
| | Ch1_a_adc[14:0] | 12V _{IN} is divided by 3 before being measured |
| | Ch1_b_adc[14:0] | by the ADC. |
| | Temp_adc[14:0] | 2's complement format, b[14] = sign. |
| | | Read/Write when Io_i2c_adc_wen = 1. |
| | | Default value is undefined. |
| b[15] Vdd_adc_new 1 = The | 1 = The ADC has updated the associated | |
| | V12_adc_new | result register since the last time the data was read. |
| | Ch0_a_adc_new | 0 = Previously read data. (Default) |
| | Ch0_b_adc_new | 0 = Freviously read data. (Delauit) |
| | Ch1_a_adc_new | |
| | Ch1_b_adc_new | |
| | Temp_adc_new | |

VDD_OV, V12_OV, CHO_A_OV, CHO_B_OV, CH1_A_OV, CH1_B_ OV: Over Voltage Limit Registers – Read/Write

| BIT(s) | SYMBOL | OPERATION |
|----------------|----------------|--|
| b[14:0] | Vdd_ov[14:0] | ADC overvoltage threshold limit. |
| | V12_ov[14:0] | The associated instantaneous over voltage |
| | Ch0_a_ov[14:0] | fault is asserted if the channel's ADC result |
| | Ch0_b_ov[14:0] | is greater than this limit. Code 'h3fff disables OV threshold detect feature for that channel. |
| | Ch1_a_ov[14:0] | 12V _{IN} is divided by 3 before being measured |
| Ch1_b_ov[14:0] | by the ADC. | |
| | | 2's complement format, b[14] = sign. |
| | | Default value is undefined. |
| b[15] | Reserved | Always Returns 0 |

VDD_UV, V12_UV, CH0_A_UV, CH0_B_UV, CH1_A_UV, CH1_B_ UV: Under Voltage Limit Registers – Read/Write

| BIT(s) | SYMBOL | OPERATION |
|---------|----------------|--|
| b[14:0] | Vdd_uv[14:0] | ADC undervoltage threshold limit. |
| | V12_uv[14:0] | The associated instantaneous under voltage |
| | Ch0_a_uv[14:0] | fault is asserted if the channel's ADC result is greater than this limit. Code 'h4000 disables |
| | Ch0_b_uv[14:0] | UV threshold detect feature for that channel. |
| | Ch1_a_uv[14:0] | 12V _{IN} is divided by 3 before being measured |
| | Ch1_b_uv[14:0] | by the ADC. |
| | | 2's complement format, b[14] = sign. |
| | | Default value is undefined. |
| b[15] | Reserved | Always Returns 0 |



4. Detailed I²C Command Register Descriptions (Cont.)

CHO_A_SERVO, CH1_A_SERVO: Voltage Servo Control Registers – Read/Write

| BIT(s) | SYMBOL | OPERATION |
|---------|-------------------|---|
| b[14:0] | Ch0_a_servo[14:0] | During servo operation |
| | Ch1_a_servo[14:0] | Chn_a_idac[7:0] output current is stepped to force Chn_a_adc[14:0] code to equal target code stored in Chn_a_servo[14:0]. |
| | | 2's complement format, b[14] = sign |
| | | Default value is undefined. |
| b[15] | Ch0_a_servo_en | 0 = Chn_a servo disabled (default). |
| | Ch1_a_servo_en | 1 = Ch <i>n</i> _a servo enabled. |

CHO_A_IDAC, CH1_A_IDAC: IDAC Control/Data Registers – Read/Write

| BIT(s) | SYMBOL | OPERATION |
|--------|------------------------------------|---|
| b[7:0] | Ch0_a_idac[7:0] Ch1_a_idac[7:0] | Ch <i>n</i> _a IDAC data value. |
| b[8] | ChO_a_idac_en Ch1_a_idac_en | $0 = V_{OUTn}$ output tri-stated. $1 = V_{OUTn}$ output enabled. There are two ways to enable V_{OUTn} . 1) When Chn_a _idac_en is set high with Chn_a _idac_con low, the LTC2970 will perform a soft connect. During a soft connect, the V_{OUTn} voltage buffer output will not be connected to the V_{OUTn} pin until the internal algorithm has servo'd the voltage at the IDACn pin to match the V_{OUTn} pin voltage. Resolution is one Chn_a _idac LSB. |
| | | 2) When Chn_a_idac_en is enabled with Chn_a_idac_con high, the LTC2970 will perform a hard connect. The V _{OUTn} voltage buffer will be immediately connected to the V _{OUTn} pin. |
| b[9] | ChO_a_idac_con Ch1_a_idac_con | $0 = V_{OUTn}$ is not enabled or has been enabled but is not yet connected to the output of the CHn voltage buffer. (Default) |
| | | $1 = V_{OUTn}$ is enabled and has been connected to the output of the CHn voltage buffer. |
| | | See Ch <i>n</i> _a_idac_en for additional information. |

| b[10] | Ch0_a_idac_pol Ch1_a_idac_pol | 0 = Use this setting when increasing V_{OUTn} causes (VIN n _AP-VIN n _AM) to decrease. Inverting configuration common to DC/DC converters with external feedback networks. |
|----------|--|---|
| | | 1 = Use this setting when increasing V_{OUTn} causes (VIN n _AP-VIN n _AM) to increase. Non-inverting configuration common to DC/DC converters with trim pins. |
| b[11] | Ch0_a_idac_servo_repeat Ch1_a_idac_servo_repeat | 0 = During servo operation, servo Chn_a until the measured result is stable and matches the target code. 1 = During servo operation, continuously servo Chn_a to the |
| | D . | target code. |
| b[15:12] | Reserved | Always Returns 0 |

CHO_A_IDAC_TRACK and CH1_A_IDAC_TRACK: IDAC Tracking data and control registers – Read/Write LTC2970-1 Only

| BIT(s) | SYMBOL | OPERATION | |
|---------|---------------------------|--|--|
| b[7:0] | Ch0_a_idac_ track[7:0] | Final target value for of Chn_a_idac[7:0]. During tracking, Chn_a_ | |
| | Ch1_a_idac_ track[7:0] | idac[7:0] is incremented/decremented by 1 until it is equal to this value. | |
| b[8] | Ch0_a_idac_track_en | $0 = \text{inhibit tracking of Ch} n_a_{\text{idac}}[7:0].$ | |
| | Ch1_a_idac_track_en | 1 = enable tracking of $Chn_a=idac[7:0]$ | |
| b[15:9] | Reserved | Always Returns 0 | |

CHO_A_DELAY_TRACK and CH1_A_DELAY_TRACK: IDAC Tracking delay register – Read/Write LTC2970-1 Only

| , | | | | |
|---------|---|--|--|--|
| BIT(s) | SYMBOL | OPERATION | | |
| b[9:0] | Ch0_a_delay_track[9:0] Ch1_a_delay_track[9:0] | Delay used to synchronize or offset tracking events. | | |
| b[1510] | Reserved | Always Returns 0 | | |



5. Soft Connecting the LTC2970 to the Power Supply Feedback Node

The soft connect feature allows the LTC2970 to connect to the power supply's feedback node with minimal disturbance to the supply's output voltage. This is accomplished by comparing the buffered voltage of I_{OUTn} to the voltage at V_{OUTn} and incrementing or decrementing Chn_a _idac[7:0] until the comparator output (COMPn) changes. The value of Chn_a _idac[7:0] when the comparator transitions is the appropriate value for a soft connect. The voltage buffer output is only connected to V_{OUTn} if the IDAC reaches this soft connect value without generating an instantaneous IDAC fault (Fault chn a idac).

Soft-Connect Procedure:

Determine the appropriate polarity for Chn_a _idac_pol. Select Chn_a _idac_pol = 1 if incrementing V_{OUTn} causes differential voltage ($VINn_AP - VINn_AM$) to increase. When properly programmed, lowering the value in Chn_a _idac[7:0] will always cause the output of the controlled power supply to decrease.

Ensure that the channel's IDAC is not currently enabled for connection, i.e., the Chn_a_idac_en bit must be 0.

Update $CHn_A_IDAC()$ with $Chn_a_idac_pol, Chn_a_idac_con = 0$, $Chn_a_idac_en = 1$, and $Chn_a_idac[7:0] = 0x80$. The value programmed into $Chn_a_idac[7:0]$ is ignored and $Chn_a_idac[7:0]$ is initially set to 8'h80.

The LTC2970 will now ramp $Chn_a_idac[7:0]$ while monitoring the output of the soft connect comparator. If the soft connect comparator trips, the LTC2970 will connect the output of V_{BUFn} to V_{OUTn} and set $Chn_a_idac_conhigh$. If the soft connect comparator does not trip before the IDAC value reaches 'h00 or 'hFF, then the soft connection will fail, an IDAC fault will be indicated (Fault_chn_a_idac), and $Chn_a_idac_conhigh$ will remain low.

Soft-Connect Rules:

When both channels are requesting a soft connect, channel 0 has priority.

Soft connect requests will be ignored and the user will not be able to change Chn_a _idac_pol or Chn_a _idac[7:0] if the LTC2970 is servicing a previously issued soft connect

on that channel or the previously issued soft connect failed with an IDAC fault (Fault_chn_a_idac = 1). Recall that the Chn_a_idac_en bit must initially have been set to 0.

LTC2970-1 Only: Soft connect requests will be ignored and the user will not be able to change Chn_a _idac_pol or Chn_a _idac[7:0] if $GPIO_CFG$ is high and either $GPIO_O$ or $GPIO_1$ are high.

LTC2970-1 Only: Soft connect requests will be ignored and the user will not be able to change the Chn_a idac_pol bit if there is a pending tracking operation.

6. Hard Connecting the LTC2970 to the Power Supply Trim Pin

The hard connect feature allows the LTC2970 to bypass the soft connect algorithm and connect directly to the power supply's feedback node using the value programmed into Chn_a _idac[7:0]. This feature is useful for systems that have calculated or measured an acceptable voltage at which to connect the IDAC's buffered voltage V_{BUEn} to V_{OUTn} .

Hard Connect Procedure:

Determine the appropriate polarity for $Chn_a_idac_pol$. Select $Chn_a_idac_pol = 1$ if incrementing V_{OUTn} causes $(VINn_AP - VINn_AP)$ to increase. When properly programmed, lowering the value in the IDAC will always cause the output of the controlled power supply to decrease.

Determine the value for Chn_a _idac[7:0]. The values 'h00 or 'hff are allowed, but they will trip the IDAC's fault bit (Fault chn a idac = 1).

When the IDAC is already connected, the value Chn_a_idac[7:0] and Chn_a_idac_pol will be programmed into the IDAC provided all other conditions are met. See "Programming a Previously Connected Current DAC" for details

Update $CHn_A_IDAC()$ with $Chn_a_idac_pol$, $Chn_a_idac_con = 1$, $Chn_a_idac_en = 1$, and $Chn_a_idac[7:0]$.

Hard Connect Rules:

Hard connect requests will be ignored and the user will not be able to change $Chn_a_idac_pol$, $Chn_a_idac_con$ or $Chn_a_idac[7:0]$ if the LTC2970 is servicing a previously issued soft connect on that channel or the previously issued

LINEAR TECHNOLOGY

soft connect failed with an IDAC fault (Fault_chn_a_idac = 1). Recall that a new hard connection requires the previous value of Chn a idac en = 0.

LTC2970-1 Only: Hard connect requests will be ignored and the user will not be able to change Chn_a_idac_pol, Chn_a_idac_con or Chn_a_idac[7:0] if GPIO_CFG is high and either GPIO_0 or GPIO_1 are high.

LTC2970-1 Only: Hard connect requests will be ignored and the user will not be able to change Chn_a _idac_pol, Chn_a _idac_con or Chn_a _idac[7:0] if there is a pending tracking operation.

7. Programming a Previously Connected IDAC

The LTC2970 IDAC's may be programmed after they have been connected with a soft connect or a hard connect provided a servo operation is not enabled on the associated channel.

Procedure:

Determine the value for Chn_a _idac[7:0]. The values 'h00 or 'hff are allowed, but will trip the IDAC's fault bit (Fault_ch n_a _idac = 1).

Verify that the IDAC is already connected, and that Chn_a idac_con is high.

Ensure that servo mode is not enabled for the channel being programmed. Chn_a _servo_en must be low. This requirement prevents the user from interfering with a previously requested servo operation.

Update the CH n_A _IDAC() register with Ch n_a _idac_pol, Ch n_a _idac_con = 1, Ch n_a _idac_en = 1, and Ch n_a _idac[7:0].

Note: Care should be taken to preserve the current value of the Chn_a idac_pol bit, since the LTC2970 does not prevent the user from changing this value when writing to the IDAC control registers.

Rules:

Setting Chn_a_idac_con to zero will not disconnect the DAC unless Chn_a_idac_en is also set low.

All Hard Connect rules apply.

8. Disconnecting the LTC2970 from the Power Supply Trim Pin

 V_{OUTn} can be placed in a high impedance state simply by clearing the Chn_a -idac_en bit. In order to minimize the resulting disturbance to the power supply voltage, the IDAC code should not be changed from its current value when clearing the Chn_a -idac_en bit. This is not an issue if the channel's associated servo en bit is high.

Disconnect Procedure:

Update CHn_IDAC() with Chn_a_idac_en set low.

The LTC2970 will immediately disconnect the buffered I_{OUTn} from V_{OUTn} .

Disconnect Rules:

Clearing $Chn_a_idac_con$ with $Chn_a_idac_en$ high will not disconnect the IDAC. Only setting $Chn_a_idac_en$ low will clear $Chn_a_idac_con$.

LTC2970-1 Only: Chn_a_idac_en may not be changed if the feedback node connection is configured for tracking. Tracking is enabled when GPIO_CFG is high and either GPIO 0 or GPIO 1 are high.

9. Tracking Power Supplies Overview (LTC2970-1 Only)

The LTC2970-1 tracking feature allows the I²C interface to initiate a controlled power up or power down of two or more supplies (Figure 2 shows a typical LTC2970-1 application circuit). Multiple LTC2970-1's with different addresses may be simultaneously programmed using the LTC2970 group address and the SYNC() command. Tracking is enabled when GPIO_CFG is pulled high and either GPIO 0 or GPIO 1 are high.

10. Tracking Power Supplies On (LTC2970-1 Only)

The LTC2970-1 tracking feature allows the I²C to initiate a controlled power up of two or more supplies.

Procedure: This procedure describes all the steps necessary to track up two or more power supplies. Steps that require I²C interaction are prefixed with the required I²C command function.

Power-up the LTC2970-1 with GPIO CFG pulled high.



This causes open-drain outputs GPIO_1 and GPIO_0 to automatically pull the power supplies' run/soft-start pins to ground.

CH n_A _IDAC(): Hard connect Ch n_a _idac[7:0] with a value that forces the power supplies off when GPIO_CFG = 1. Verify that Ch n_a _idac_pol is at the appropriate value.

CH n_A _IDAC_TRACK(): Set Ch n_a _idac_track_en = 1, and set the Ch n_a _idac_track[7:0] target value to the code that causes $V_{OUT}n$ to most closely approximate the corresponding power supply's feedback node voltage when it is in regulation.

CH*n*_A_DELAY_TRACK(): Set the value by which the incrementing of IDAC*n* should be delayed with respect to the start of tracking event. This controls whether the power supplies track up coincidentally or sequentially.

IO(): Release the run/soft-start pins by programming io_gpio_n=1. This will enable the power supplies without allowing their outputs to move since these are held low by Chn_a _idac[7:0]. Wait until power supplies have had sufficient time to start running before starting tracking.

SYNC(): Optional command that allows multiple LTC2970-1's to be synchronized for tracking. Writing Sync_track = 1 will allow the LTC2970-1 to finish its current ADC conversion before having it wait to receive io_track_start = 1. The LTC2970-1 will timeout this wait command after $t_{TIMEOUT_SYNC}$. Reading back Sync_track = 1 using the global address will ensure all LTC2970-1's are synchronized before proceeding with the tracking operation.

IO(): Set Io_track_start = 1 and keep the run/soft-start pins enabled. Use the global I²C address to simultaneously track up power supplies across multiple LTC2970-1's.

LTC2970-1 response: For each tracking enabled channel, the LTC2970-1 will decrement the $CHn_A_delay_track$ counter at a rate of t_{DEC_TRACK} . As soon as a channel's tracking counter reaches zero, the LTC2970-1 will begin stepping the value of Chn_a_i idac_track[7:0] by one count until the final value of Chn_a_i idac_track[7:0] is reached, at which point Chn_a_i idac_track_en is de-asserted. When the final value is reached for all channels, $GPIO_CFG$ is asserted low. After a time delay of t_{HOLD_TRACK} , Chn_a_i idac_en is de-asserted.

Power-Up Tracking Rules:

Tracking cannot begin if Chn_a _idac_con is not connected. This condition is met when the previous procedure is followed.

Chn_a_idac_track_pol, Chn_a_idac_track_en, and ch0_idac[7:0] updates will be ignored after IO(lo_track_start) is asserted until tracking is complete or whenever tracking is pending, i.e., GPIO_CFG pulled high with either GPIO_0 or GPIO_1 asserted pulled high.

11. Tracking Power Supplies Off (LTC2970-1 Only)

The LTC2970-1 tracking feature allows the I²C to initiate a controlled power down of two or more supplies.

Procedure: This procedure describes all steps necessary to track down two or more power supplies. Steps that require I²C interaction are prefixed with the required I²C command function.

 $CHn_IDAC()$: Disable the IDAC's for each tracking enabled channel (Chn_a_i dac_en = 0). Ensure Chn_a_i dac_pol is at the appropriate value.

CHn_IDAC_TRACK(): Select the channels to be tracked by setting Chn_a_idac_track_en = 1, and set the target value for each Chn_a_idac_track[7:0] to that which forces the supply off.

CH*n*_A_DELAY_TRACK(): Set the value by which the decrementing of that channel's DAC should be delayed with respect to the start of the tracking event. This controls whether the supplies track down coincidentally or sequentially.

SYNC(): Optional command that allows multiple LTC2970-1's to be synchronized for tracking. Writing Sync_track = 1 will allow the LTC2970-1 to finish its current ADC conversion before having it wait to receive io_track_start = 1. The LTC2970-1 will timeout this wait command after t_{TIMEOUT_SYNC}. Reading back Sync_track = 1 using the global address will ensure all LTC2970's are synchronized before proceeding with the tracking operation.

IO(): Set $Io_{track_start} = 1$. Use the global I^2C address to simultaneously track down power supplies across multiple LTC2970's.

LINEAR TECHNOLOGY

LTC2970-1 response: Each tracking enabled channel is soft connected. The GPIO_CFG pin is released allowing it to be pulled high. The LTC2970-1 waits t_{SETUP_TRACK} to allow GPIO_CFG to settle. For each tracking enabled channel, the Chn_a _delay_track counter is decremented at a rate of t_{DEC_TRACK} . As soon as a channel's tracking counter reaches zero, the LTC2970-1 will begin stepping the value of Chn_a _idac[7:0] by one count until the final value of Chn_a _idac_track[7:0] is reached. The tracking enable bit is then cleared for both channels (Chn_a _idac_track_en = 0).

IO(): The I²C interface may then be used to set GPIO_1 and GPIO_0 low, disabling the power supplies.

Power Down Tracking Rules:

Power down tracking requests will be ignored until the user has disabled the IDAC's by setting $Chn_a_idac_en = 0$ for each tracking enabled channel.

Chn_a_idac_track_pol, Chn_a_idac_track_en, and ch0_idac[7:0] updates will be ignored after IO(IO_track_start) is asserted until tracking is complete and whenever tracking range is configured; (GPIO_CFG high with either GPIO_0 or GPIO_1 asserted high).

12. Continuous Power Supply Voltage Servo

The continuous voltage servo feature allows the LTC2970 to servo an external power supply to a programmed value. The voltage of the external supply is monitored over Chn_A ADC and compared to a target value stored in Chn_a servo. After each conversion, Chn_A IDAC is incremented by 1, decremented by 1, or held; whichever brings or keeps the measured voltage closer to the targeted servo value.

Procedure:

Follow procedure for hard connecting or soft connecting the LTC2970 to power supply trim pin; when updating $CHn_A_IDAC()$, $Chn_a_idac_servo_repeat$ should be asserted high. The servo channel's IDAC must be enabled before $Chn_A_servo_en$ can be set high.

Determine the target servo voltage, Ch*n*_a_servo[14:0].

Update $CH_{n_A_SERVO}$ () with $Ch_{n_a_servo_en} = 1$, and $Ch_{n_a_servo}$ [14:0].

Update $CHn_A_IDAC()$ with $Chn_a_idac_servo_repeat = 1$. This step may be skipped if $Chn_a_idac_servo_repeat$ was set high during the soft or hard connect procedure.

LTC2970 response: The LTC2970 will continuously increment, decrement or hold $Chn_a=idac[7:0]$ in order to match the measured value of $(VINn_AP-VINn_AM)$ to $Chn_a=servo[14:0]$.

Whenever the CH n_A _SERVO() register is updated an internal flag is cleared indicating that a successful servo has not been completed. This internal flag, Ch n_a _servo_done, initially causes the ADC to operate in an accelerated 12-bit mode. Once the channel reaches the servo target, the ADC switches back to 14-bit mode for two conversions before asserting Ch n_a _servo_done high.

In continuous voltage servo mode the Ch*n*_a_servo_done flags allow the initial servo target to be reached quickly. During this time, ADC conversions for all non-servo channels are temporarily inhibited.

Rules:

The IDAC associated with the servo channel must be enabled. If Chn_a idac_en is low the servo enable bit Chn a servo en is always forced low.

The IDAC associated with the servo channel must be connected (Chn_a idac_con = 1).

An IDAC fault may be generated during a continuous servo operation. The LTC2970 will report the fault and continue trying to servo that channel.

LTC2970-1 Only: There must be no pending tracking commands. A pending tracking command will clear Chn_a servo_en.

LTC2970-1 Only: The tracking range must not be enabled; (GPIO_CFG high with either GPIO_0 or GPIO_1 asserted high). An enabled tracking range will clear Chn_a_servo_en low.



13. One Time Power Supply Voltage Servo

The one time voltage servo feature allows the LTC2970 to servo an external power supply to a programmed value and then stop updating the IDAC once the target value has been reached.

Procedure:

Follow procedure for hard connecting or soft connecting the LTC2970 to power supply trim pin; when updating $CHn_A_IDAC()$, $Chn_a_idac_servo_repeat$ should be deasserted low. The servo channel's IDAC must be enabled before Chn a servo en may be set high.

Update CH*n*_A_IDAC() with Ch*n*_a_idac_servo_repeat = 0. This step may be skipped if Ch*n*_a_idac_servo_repeat was cleared low during the soft or hard connect procedure.

Update FAULT_EN() with Fault_en_chn_a_servo = 0. This prevents the LTC2970 from reinitiating a servo after an overvoltage or undervoltage fault.

Determine the target servo voltage, Chn_a_servo[14:0].

Update $CHn_A_SERVO()$ register with $Chn_a_servo_en = 1$, and $Chn_a_servo[14:0]$.

LTC2970 response: The LTC2970 will increment, decrement or hold Chn_a_idac[7:0] in order to match the measured value of (VINn_AP-VINn_AM) to Chn_a_servo[14:0]. The servo procedure will end when the internal Chn_a_servo_done flag is set (see "Continuous Power Supply Voltage Servo"). At this point the IDAC is either programmed to the appropriate servo value or faulted.

Rules:

All "Continuous Power Supply Voltage Servo" rules apply.

14. One Time Power Supply Voltage Servo with Repeat On Fault

The LTC2970 one time voltage servo feature may be modified to allow the LTC2970 to perform an additional power supply servo operation after an undervoltage or overvoltage fault is detected on the servo channel.

Procedure:

Follow procedure outlined for "One Time Power Supply Voltage Servo".

Update FAULT_EN() with Fault_en_ch*n*_a_servo = 1.

Enable detection of the appropriate instantaneous faults for all servo channels; see "Generating and Monitoring Instantaneous Faults".

LTC2970 response: Any time an instantaneous undervoltage or overvoltage fault is detected on the servo channel (Fault_ov_a_chnor Fault_uv_a_chn), the internal Chn_a_servo_done flag for that channel is cleared, and the LTC2970 will perform a complete one time servo. This allows the LTC2970 to precisely restore the power supply to the target servo value, after it has drifted beyond a user defined operating window.

Rules:

All "Continuous Power Supply Voltage Servo" rules apply.

During a permanent undervoltage or overvoltage fault the LTC2970 will continuously try to correct the faulted channel, after each failed attempt all other channels that need monitoring by the ADC will be serviced.

15. Configuring ADC to Monitor Input Channels and Internal Temperature Sensor

The LTC2970 is able to perform ADC conversions on any combination of seven different input channels. A channel is converted if its associated ADC_MON() bit is set high. Refer to Table 7 for details.

Procedure:

Update ADC_MON() with the control bit of each channel that is to be monitored set high.

LTC2970 response: All enabled channels will be sequentially converted. The result of the most recent conversion may be read from the ADC result register. Each time a conversion is completed the new data bit associated with the result register is asserted high. The new data bit is reset each

LINEAR

Table 7. LTC2970 ADC Conversion and Fault Limit Registers

| INPUT CHANNEL | ADC_MON() Control bit | ADC RESULT REGISTER (2s COMPLEMENT) | OV FAULT REGISTER (2s COMPLEMENT) | UV FAULT REGISTER (2s complement) |
|-----------------|--------------------------|-------------------------------------|-----------------------------------|--------------------------------------|
| TEMPERATURE | Adc_mon_temp | Temp_adc[14:0] | - | - |
| VIN1_BP-VIN1_BM | Adc_mon_b_ch1 | Ch1_b_adc[14:0] | Ch1_b_ov[14:0] | Ch1_b_uv[14:0] |
| VIN1_AP-VIN1_AM | Adc_mon_a_ch1 | Ch1_a_adc[14:0] | Ch1_a_ov[14:0] | Ch1_a_uv[14:0] |
| VINO_BP-VINO_BM | Adc_mon_b_ch0 | Ch0_b_adc[14:0] | Ch0_b_ov[14:0] | Ch0_b_uv[14:0] |
| VINO_AP-VINO_AM | Adc_mon_a_ch0 | Ch0_a_adc[14:0] | Ch0_a_ov[14:0] | Ch0_a_uv[14:0] |
| 12VIN | Adc_mon_v12 | V12_adc[14:0] | V12_ov[14:0] | V12_uv[14:0] |
| VDD | Adc_mon_vdd | Vdd_adc[14:0] | Vdd_ov[14:0] | Vdd_uv[14:0] |

time the result register is read. This provides a simple mechanism for supervisory software to determine if a new conversion has been completed since data was last read.

Rules:

The LTC2970 assigns priority to ADC conversions of CH1_A_ADC and CH0_A_ADC when these channels are in their initial fast servo mode.

The IO() register control bit Io_i2c_adc_wen must be low in order for ADC conversions to be performed.

LTC2970-1 Only: ADC conversions are suspended during any pending tracking requests.

16. Generating and Monitoring Instantaneous Faults

The LTC2970 supports fourteen different types of instantaneous faults. These faults together with the conditions that trigger them are defined in Table 8. There are six undervoltage faults, six overvoltage faults and two IDAC limit faults. The FAULT() command may be used to read the status of all instantaneous fault bits. The IO() command may be used to configure GPIO_0 and GPIO_1 to view voltage limit and IDAC faults respectively. The state of GPIO_0 and GPIO_1 may be read using IO().

Table 8. LTC2970 Fault Reporting Bits and Conditions

| CONDITION THAT GENERATES AN INSTANTANEOUS FAULT | FAULT() INSTANTANEOUS FAULT REPORTING | FAULT_EN() ENABLE FOR LATCHED FAULT REPORTING | FAULT_LA() LATCHED FAULT REPORTING | | | | |
|---|---------------------------------------|---|------------------------------------|--|--|--|--|
| V12_adc[14:0] < V12_uv[14:0] | Fault_v12_uv | Fault_en_v12_uv | Fault_la_v12_uv | | | | |
| V12_adc[14:0] > V12_ov[14:0] | Fault_v12_ov | Fault_en_v12_ov | Fault_la_v12_ov | | | | |
| Vdd_adc[14:0] < Vdd_uv[14:0] | Fault_vdd_uv | Fault_en_vdd_uv | Fault_la_vdd_uv | | | | |
| Vdd_adc[14:0] > Vdd_ov[14:0] | Fault_vdd_ov | Fault_en_vdd_ov | Fault_la_vdd_ov | | | | |
| Ch1_b_adc[14:0] < Ch1_b_uv[14:0] | Fault_ch1_b_uv | Fault_en_ch1_b_uv | Fault_la_ch1_b_uv | | | | |
| $Ch1_b_adc[14:0] > Ch1_b_ov[14:0]$ | Fault_ch1_b_ov | Fault_en_ch1_b_ov | Fault_la_ch1_b_ov | | | | |
| Idac_a_ch1[7:0] = 8'ff or 8'h00 | Fault_ch1_a_idac | Fault_en_ch1_a_idac | Fault_la_ch1_a_idac | | | | |
| Ch1_a_adc[14:0] < Ch1_a_uv[14:0] | Fault_ch1_a_uv | Fault_en_ch1_a_uv | Fault_la_ch1_a_uv | | | | |
| Ch1_a_adc[14:0] > Ch1_a_ov[14:0] | Fault_ch1_a_ov | Fault_en_ch1_a_ov | Fault_la_ch1_a_ov | | | | |
| Ch0_b_adc[14:0] < Ch0_b_uv[14:0] | Fault_ch0_b_uv | Fault_en_ch0_b_uv | Fault_la_ch0_b_uv | | | | |
| $Ch0_b_adc[14:0] > Ch0_b_ov[14:0]$ | Fault_ch0_b_ov | Fault_en_ch0_b_ov | Fault_la_ch0_b_ov | | | | |
| Idac_a_ch0[7:0] = 8'ff or 8'h00 | Fault_ch0_a_idac | Fault_en_ch0_a_idac | Fault_la_ch0_a_idac | | | | |
| Ch0_a_adc[14:0] < Ch0_a_uv[14:0] | Fault_ch0_a_uv | Fault_en_ch0_a_uv | Fault_la_ch0_a_uv | | | | |
| Ch0_a_adc[14:0] > Ch0_a_ov[14:0] | Fault_ch0_a_ov | Fault_en_ch0_a_ov | Fault_la_ch0_a_ov | | | | |

