## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

# Synchronous Step-Down Regulator with Bypass Transistor 

$1.5 \mathrm{MHz}, 600 \mathrm{~mA}$

## feATURES

- Dynamically Adjustable Output from 0.3V to 3.5V
- Very Low Quiescent Current: Only 20رA During Operation
- 600mA Output Current
- Internal P-Channel MOSFET Bypass Transistor
- High Efficiency: Up to 96\%
- 1.5MHz Constant Frequency Operation
- No Schottky Diode Required
- Low Dropout Operation: 100\% Duty Cycle
- 2.5V to 5V Input Voltage Range
- Drives Optional External P-Channel MOSFET
- Shutdown Mode Draws <1 $\mu \mathrm{A}$ Supply Current
- Current Mode Operation for Excellent Line and Load Transient Response
- Overtemperature Protected
- Available in 8 -Lead $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN Package


## APPLICATIONS

- WCDMA Cell Phone Power Amplifiers
- Wireless Modems


## DESCRIPTIOn

The LTC ${ }^{\circledR} 3403$ is a high efficiency monolithic synchronous buck regulator optimized for WCDMA power amplifier applications. The output voltage can be dynamically programmed from 0.3 V to 3.5 V . At $\mathrm{V}_{\text {OUT }}>3.6 \mathrm{~V}$ an internal bypass P-channel MOSFET connects $\mathrm{V}_{\text {OUT }}$ directly to $\mathrm{V}_{\text {IN }}$, eliminating power loss through the inductor. Selectable forced continuous mode enables fast $\mathrm{V}_{\text {OUT }}$ response to the controlling input.

Supply current is only $20 \mu \mathrm{~A}$ in Burst Mode ${ }^{\circledR}$ operation and drops to $<1 \mu \mathrm{~A}$ in shutdown. The 2.5 V to 5 V input voltage range makes the LTC3403 ideally suited for single Li-Ion battery-powered applications. 100\% duty cycle provides low dropout operation, extending battery life in portable systems.
Switching frequency is internally set at 1.5 MHz , allowing the use of small surface mount inductors and capacitors. The internal synchronous switch increases efficiency and eliminates the need for an external Schottky diode.
The LTC3403 is available in a low profile 8 -lead $3 \mathrm{~mm} \times$ 3 mm DFN package.
$\overline{\mathbf{\Sigma T}}$, LTC and LT are registered trademarks of Linear Technology Corporation. Burst Mode is a registered trademark of Linear Technology Corporation.

## TYPICAL APPLICATION



Figure 1a. WCDMA Transmitter Power Supply


Figure 1b. Efficiency vs Output Current

## ABSOLUTE MAXIMUM RATINGS

(Note 1)
Input Supply Voltage (<300 s ) -0.3 V to 6 V Input Supply Voltage (DC) $\qquad$ -0.3 V to 5.5 V RUN, REF, MODE, $\mathrm{V}_{\text {OUT }}$, GDR Voltages ..... -0.3 V to $\mathrm{V}_{\text {IN }}$ SW Voltage $\qquad$ -0.3 V to $\left(\mathrm{V}_{\mathrm{IN}}+0.3 \mathrm{~V}\right)$
P-Channel Switch Source Current (DC) ............. 800mA N-Channel Switch Sink Current (DC) ................. 800mA Peak SW Sink and Source Current ........................ 1.3A Bypass P-Channel FET Source Current ...................... 1A Operating Temperature Range (Note 2) .. $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ Junction Temperature (Note 3) $\qquad$ $125^{\circ} \mathrm{C}$ Storage Temperature Range ................ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ (DD Package) $\qquad$ $-65^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$

PACKAGE/ORDER InfORmATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LTC3403EDD |
| $\begin{gathered} \text { DD PACKAGE } \\ \text { 8-LEAD (3mm } \times 3 \mathrm{~mm}) \text { PLASTIC DFN } \\ \text { EXPOSED PAD INGD (IN 9) } \\ \text { MUST BE SOLDERED TO PCB } \\ \mathrm{T}_{\mathrm{JMAX}}=122^{\circ} \mathrm{C}, \theta_{\mathrm{JJA}}=43^{\circ} \mathrm{C} / \mathrm{W}, \theta_{\mathrm{JCC}}=3^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ | DD PART MARKING |
|  | LAAX |

Consult LTC Marketing for parts specified with wider operating temperature ranges.

## ELECTRICAL CHARACTGRISTICS

The $\bullet$ denotes specifications which apply over the full operating temperature range, otherwise specifications are $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\mathrm{V}_{I N}=3.6 \mathrm{~V}$ unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}$ | Regulated Output Voltage | $\begin{aligned} & V_{\text {REF }}=1.1 \mathrm{~V}, \mathrm{MODE}=\mathrm{V}_{\text {IN }} \\ & \mathrm{V}_{\text {REF }}=0.1 \mathrm{~V}, \mathrm{MODE}=\mathrm{V}_{\text {IN }} \end{aligned}$ | $\bullet$ | $\begin{aligned} & \hline 3.23 \\ & 0.25 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 0.3 \end{aligned}$ | $\begin{aligned} & 3.37 \\ & 0.35 \end{aligned}$ | V |
| $\Delta \mathrm{V}_{\text {OUT }}$ | Output Voltage Line Regulation | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to 5 V | $\bullet$ |  | 0.1 | 0.4 | \%/V |
| IPK | Peak Inductor Current | $\mathrm{V}_{\text {IN }}=3 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0.9 \mathrm{~V}$ |  | 0.70 | 1 | 1.25 | A |
| VLOADREG | Output Voltage Load Regulation |  |  |  | 0.7 |  | \% |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage Range |  | $\bullet$ | 2.5 |  | 5 | V |
| $\mathrm{I}_{\text {S }}$ | Input DC Operating Current Burst Mode Operation Forced Continuous Mode Operation Shutdown | $\begin{aligned} & \text { MODE }=0 \mathrm{~V}, \mathrm{SW}=\text { Open } \\ & M O D E=V_{\text {IN }}, S W=0 \text { pen } \\ & V_{\text {RUN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=4.2 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 20 \\ & 1.5 \\ & 0.1 \end{aligned}$ | $\begin{gathered} 35 \\ 2.5 \\ 1 \\ \hline \end{gathered}$ | $\mu A$ $m A$ $\mu A$ |
| $\mathrm{f}_{\text {OSC }}$ | Oscillator Frequency | $\begin{aligned} & V_{\text {REF }} \geq 0.25 \mathrm{~V} \\ & \mathrm{~V}_{\text {REF }} \leq 0.1 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 1.2 \\ & 550 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 700 \end{aligned}$ | $\begin{gathered} 1.8 \\ 850 \end{gathered}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{kHz} \end{aligned}$ |
| VREF | Bypass PFET Turn-Off Threshold | $V_{\text {REF }}=$ Z |  | 1.167 | 1.2 |  | V |
|  | Bypass PFET Turn-On Threshold | $V_{\text {REF }}=\uparrow$ |  |  | 1.21 | 1.26 | V |
| RPFET | $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ of P-Channel FET | $I_{\text {SW }}=160 \mathrm{~mA}$, Wafer Level ISW $=160 \mathrm{~mA}$, DD Package |  |  | $\begin{aligned} & 0.3 \\ & 0.4 \end{aligned}$ | 0.4 | ת |
| $\mathrm{R}_{\text {NFET }}$ | $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ of N-Channel FET | $I_{\text {SW }}=-160 \mathrm{~mA}$, Wafer Level $I_{\text {SW }}=-160 \mathrm{~mA}$, DD Package |  |  | $\begin{aligned} & 0.3 \\ & 0.4 \end{aligned}$ | 0.4 | $\Omega$ |
| R ${ }_{\text {BYPASS }}$ | $\mathrm{R}_{\mathrm{DS}(\text { On) }}$ of Bypass P-Channel FET | $\begin{aligned} & I_{\text {OUT }}=100 \mathrm{~mA}, V_{\text {II }}=3 \mathrm{~V}, \text { Wafer Level } \\ & \mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}, V_{\text {IN }}=3 \mathrm{~V}, \text { DD Package }(\text { Note } 4) \end{aligned}$ |  |  | $\begin{aligned} & 0.15 \\ & 0.20 \end{aligned}$ | 0.18 | ת |
| LSSW | SW Leakage | $\mathrm{V}_{\text {RUN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {SW }}=0 \mathrm{~V}$ or $5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}$ |  |  | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |
| LBYP | Bypass PFET Leakage | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0 \mathrm{~V}$ |  |  | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |
| VRUN | RUN Threshold |  | $\bullet$ | 0.3 | 1 | 1.5 | V |
| IRUN | RUN Input Current | $\mathrm{V}_{\text {RUN }}=2.5 \mathrm{~V}$ or 0V | $\bullet$ |  | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {MODE }}$ | MODE Threshold |  | $\bullet$ | 0.3 | 1.5 | 2 | V |
| IMODE | MODE Input Current |  | $\bullet$ |  | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |
| REF | REF Input Current |  | $\bullet$ |  | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |

## ELECTRICAL CHARACTERISTICS

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: The LTC3403E is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. Specifications over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating temperature range are assured by design, characterization and correlation with statistical process controls.
Note 3: $T_{\mathrm{J}}$ is calculated from the ambient temperature $\mathrm{T}_{\mathrm{A}}$ and power dissipation $P_{D}$ according to the following formula:

## LTC3403: $T_{J}=T_{A}+\left(P_{D}\right)\left(43^{\circ} \mathrm{C} / \mathrm{W}\right)$

Note 4: When $V_{\text {REF }}>1.2 \mathrm{~V}$ and $V_{\text {REF }} x 3>V_{\text {IN }}$, the $P$-channel FET will be on in parallel with the bypass PFET reducing the overall $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$.
Note 5: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed $125^{\circ} \mathrm{C}$ when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

## TYPICAL PGRFORMANCE CHARACTERISTICS <br> (From Figure 1a)



Efficiency vs Output Current


Efficiency vs $\mathrm{V}_{\text {Out }}$


Efficiency vs Output Current


Efficiency vs Output Current


Oscillator Frequency vs Temperature


3403 G03

## TYPICAL PERFORmANCE CHARACTERISTICS <br> (From Figure 1a)




Output Voltage vs Load Current


3403 G07



Dynamic Supply Current vs Supply Voltage


## TYPICAL PGRFORMANCE CHARACTERISTICS (From figure 1a)



3403 G11


Forced Continuous Mode


## Switch Leakage vs Input Voltage



3403 G12


Load Step Response


## TYPICAL PGRFORMANCE CHARACTERISTICS (From Figure 1a)




REF Transient

$V_{\text {REF }}=0 \mathrm{~V}$ TO 1.4 V
$\mathrm{R}_{\mathrm{LOAD}}=5 \Omega$
MODE $=4.2 \mathrm{~V}$, FORCED CONTINUOUS MODE


## PIn functions

GDR (Pin 1): MOSFET Gate Driver. Drives a small external P-channel MOSFET.
$V_{\text {IN }}$ (Pin 2): Main Supply Pin. Must be closely decoupled to GND, Pin 3, with a 10 $\mu \mathrm{F}$ or greater ceramic capacitor.

## GND (Pin 3): Ground Pin.

SW (Pin 4): Switch Node Connection to Inductor. This pin connects to the drains of the internal main and synchronous power MOSFET switches.

RUN (Pin 5): Run Control Input. Forcing this pin above 1.5 V enables the part. Forcing this pin below 0.3 V shuts down the device. In shutdown, all functions are disabled drawing <1 $\mu$ A supply current. Do not leave RUN floating.

MODE (Pin 6): Mode Select Input. To select forced continuous mode, tie to $\mathrm{V}_{\text {IN }}$. Grounding this pin selects Burst Mode operation. Do not leave this pin floating.

REF (Pin 7): External Reference Input. Controls the output voltage to $3 \times$ the applied voltage at REF. Also turns on the bypass MOSFET when $\mathrm{V}_{\text {REF }}>1.2 \mathrm{~V}$.
$V_{\text {OUT }}$ (Pin 8): Output Voltage Feedback Pin. An internal resistive divider divides the output voltage down by 3 for comparison to the external reference voltage. The drain of the P-channel bypass MOSFET is connected to this pin.
Exposed Pad (Pin 9): Connect to GND, Pin 3.

## fUnCTIONAL DIAGRAM



## OPERATIOी (Refer to Functional Diagram)

## Main Control Loop

The LTC3403 uses a constant frequency, current mode step-down architecture. The main (P-channel MOSFET), synchronous (N-channel MOSFET) and bypass (P-channel MOSFET) switches are internal. During normal operation, the internal main switch is turned on each cycle when the oscillator sets the RS latch, and turned off when the current comparator, $I_{\text {COMP }}$, resets the RS latch. The peak inductor current at which I COMP resets the RS latch, is controlled by the output of error amplifier EA. When the load current increases, it causes a slight decrease in the feedback voltage, FB, relative to the external reference, which in turn, causes the EA amplifier's output voltage to increase until the average inductor current matches the new load current. While the main switch is off, the synchronous switch is turned on until the beginning of the next clock cycle.

In forced continuous mode the inductor current is constantly cycled. In this mode, the output voltage can respond quickly to the external reference voltage by sourcing or sinking current as needed.

## Burst Mode Operation

The LTC3403 is capable of Burst Mode operation in which the internal power switches operate intermittently based on load demand.

In Burst Mode operation, the peak current of the inductor is set to approximately 200 mA regardless of the output load. Each burst event can last from a few cycles at light loads to almost continuously cycling with short sleep intervals at moderate loads. In between these burst events, the power switches and any unneeded circuitry are turned off, reducing the quiescent current to $20 \mu \mathrm{~A}$. In this sleep state, the load current is being supplied solely from the output capacitor. As the output voltage droops, the EA amplifier's output rises above the sleep threshold signal-
ing the BURST comparator to trip and turn the top switch on. This process repeats at a rate that is dependent on the load demand.

## Controlling the Output Voltage

The output voltage can be dynamically programmed from 0.3 V to 3.5 V using the REF input. Because the gain to $\mathrm{V}_{\text {OUT }}$ from REF is internally set to 3 , the corresponding input range at REF is 0.1 V to 1.167 V . $\mathrm{V}_{\text {OUT }}$ can be modulated during operation by driving REF with an external DAC.

When REF exceeds 1.2 V , an internal bypass P-channel MOSFET connects $\mathrm{V}_{\text {IN }}$ to $\mathrm{V}_{\text {OUT }}$, dramatically reducing the drop across the inductor and the main switch.

## Dropout Operation

If the reference voltage would cause $\mathrm{V}_{\text {OUT }}$ to exceed $\mathrm{V}_{\text {IN }}$, the LTC3403 enters dropout operation. During dropout, the main switch remains on continuously and operates at $100 \%$ duty cycle. If the voltage at REF is less than 1.2 V , the bypass P-channel MOSFET will stay off even in dropout operation. The output voltage is then determined by the input voltage minus the voltage drop across the main switch and the inductor.

An important detail to remember is that at low input supply voltages, the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the P -channel switch increases (see Typical Performance Characteristics). Therefore, the user should calculate the power dissipation when the LTC3403 is used at 100\% duty cycle with low input voltage (See Thermal Considerations in the Applications Information section).

## Low Supply Operation

The LTC3403 will operate with input supply voltages as low as 2.5 V , but the maximum allowable output current is reduced at this low voltage. Figure 2 shows the reduction in the maximum output current as a function of input voltage for various output voltages.

## OPGRATIOी (Refer to Functional Diagram)



3403 F02

## Slope Compensation and Inductor Peak Current

Slope compensation provides stability in constant frequency architectures by preventing subharmonic oscillations at high duty cycles. It is accomplished internally by adding a compensating ramp to the inductor current signal at duty cycles in excess of $40 \%$. Normally, this results in a reduction of maximum inductor peak current for duty cycles $>40 \%$. However, the LTC3403 uses a patent-pending scheme that counteracts this compensating ramp, which allows the maximum inductor peak current to remain unaffected throughout all duty cycles.

Figure 2. Maximum Output Current vs Input Voltage

## APPLICATIONS INFORMATION

The basic LTC3403 application circuit is shown in Figure 1. External component selection is driven by the load requirement and begins with the selection of $L$ followed by $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {OUT }}$.

## Inductor Selection

For most applications, the value of the inductor will fall in the range of $1 \mu \mathrm{H}$ to $4.7 \mu \mathrm{H}$. Its value is chosen based on the desired ripple current. Large value inductors lower ripple current and small value inductors result in higher ripple currents. As Equation 1 shows, a greater difference between $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUt }}$ produces a larger ripple current. Where these voltages are subject to change, the highest $V_{\text {IN }}$ and lowest $V_{\text {OUT }}$ will determine the maximum ripple current. A reasonable starting point for setting ripple current is $\mathrm{L}_{\mathrm{L}}=240 \mathrm{~mA}(40 \%$ of the maximum load, 600 mA ).

$$
\begin{equation*}
\Delta \mathrm{L}_{\mathrm{L}}=\frac{1}{(\mathrm{f})(\mathrm{L})} \mathrm{V}_{\mathrm{OUT}}\left(1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right) \tag{1}
\end{equation*}
$$

At output voltages below 0.6 V , the switching frequency decreases linearly to a minimum of approximately 700 kHz . This places the maximum ripple current (in forced continuous mode) at the highest input voltage and the lowest output voltage. In practice, the resulting ouput ripple voltage is 10 mV to 15 mV using the components specified in Figure 1.

The DC current rating of the inductor should be at least equal to the maximum load current plus half the ripple current to prevent core saturation. Thus, a 720 mA rated inductor should be enough for most applications ( 600 mA +120 mA ). For better efficiency, choose a low DC-resistance inductor.

The inductor value also has an effect on Burst Mode operation. The transition to low current operation begins when the inductor current peaks fall to approximately 200 mA . Lower inductor values (higher $\mathrm{l}_{\mathrm{L}}$ ) will cause this to occur at lower load currents, which can cause a dip in efficiency in the upper range of low current operation. In Burst Mode operation, lower inductance values will cause the burst frequency to increase.

## Inductor Core Selection

Different core materials and shapes will change the size/ current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and don't radiate much energy but generally cost more than powdered iron core inductors with similar electrical characteristics. The choice of which style inductor to use often depends more on the price versus size requirements and any radiated field/EMI requirements than on what the LTC3403 requires to operate. Table 1 shows some typical surface mount inductors that work well in LTC3403 applications.

## APPLICATIONS INFORMATION

Table 1. Representative Surface Mount Inductors

| Part <br> Number | Value <br> $(\mu \mathrm{H})$ | DCR <br> $(\Omega$ MAX $)$ | MAX DC <br> Current (A) | Size <br> WxLxH $\left(\mathrm{mm}^{3}\right)$ |
| :--- | :---: | :---: | :---: | :---: |
| Sumida | 1.5 | 0.068 | 0.90 | $3.2 \times 3.2 \times 1.2$ |
| CDRH2D11 | 2.2 | 0.098 | 0.78 |  |
| Sumida | 2.3 | 0.123 | 0.60 |  |
| CDRH2D18/LD | 3.2 | 0.041 | 0.85 | $3.2 \times 3.2 \times 2.0$ |
|  | 4.7 | 0.054 | 0.75 |  |
| Sumida | 2.2 | 0.116 | 0.95 | $3.5 \times 4.1 \times 0.8$ |
| CMD4D06 | 3.3 | 0.174 | 0.77 |  |
|  | 4.7 | 0.216 | 0.75 |  |
| Murata | 1.0 | 0.060 | 1.00 | $2.5 \times 3.2 \times 2.0$ |
| LQH32C | 2.2 | 0.097 | 0.79 |  |
|  | 4.7 | 0.150 | 0.65 |  |
| Taiyo Yuden | 1.0 | 0.080 | 0.78 | $1.8 \times 2.5 \times 1.8$ |
| LQLBC2518 | 1.5 | 0.110 | 0.66 |  |
| Tok0 | 2.2 | 0.130 | 0.60 |  |
| D412F | 2.2 | 0.14 | 1.14 | $4.6 \times 4.6 \times 1.2$ |
|  | 3.3 | 0.20 | 0.90 |  |

## $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {OUT }}$ Selection

In continuous mode, the source current of the top MOSFET is a square wave of duty cycle $\mathrm{V}_{0 \mathrm{UT}} / \mathrm{V}_{\mathrm{IN}}$. To prevent large voltage transients, a low ESR input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$
\mathrm{C}_{\text {IN }} \text { required } \mathrm{I}_{\text {RMS }} \cong \mathrm{I}_{\text {OMAX }} \frac{\left[V_{\text {OUT }}\left(\mathrm{I}_{\text {IN }}-V_{\text {OUT }}\right)\right]^{1 / 2}}{V_{\mathbb{I N}}}
$$

This formula has a maximum at $\mathrm{V}_{I N}=2 \mathrm{~V}_{\text {OUT }}$, where $\mathrm{I}_{\mathrm{RMS}}$ $=I_{0 U T} / 2$. This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that the capacitor manufacturer's ripple current ratings are often based on 2000 hours of life. This makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Always consult the manufacturer if there is any question.

The selection of COUT is driven by the required effective series resistance (ESR). Typically, once the ESR requirement for $\mathrm{C}_{\text {OUt }}$ has been met, the RMS current rating generally far exceeds the I IIPPLE(P-P) requirement. The output ripple $\mathrm{V}_{\text {OUT }}$ is determined by:

$$
\Delta V_{O U T} \cong \Delta L_{L}\left(E S R+\frac{1}{8 f C_{O U T}}\right)
$$

where $\mathrm{f}=$ operating frequency, $\mathrm{C}_{\text {OUT }}=$ output capacitance and $\mathrm{I}_{\mathrm{L}}=$ ripple current in the inductor. For a fixed output voltage, the output ripple is highest at maximum input voltage since $I_{L}$ increases with input voltage.
Aluminum electrolytic and dry tantalum capacitors are both available in surface mount configurations. In the case of tantalum, it is critical that the capacitors are surge tested for use in switching power supplies. An excellent choice is the AVX TPS series of surface mount tantalum. These are specially constructed and tested for low ESR so they give the lowest ESR for a given volume. Other capacitor types include Sanyo POSCAP, Kemet T510 and T495 series, and Sprague 593D and 595D series. Consult the manufacturer for other specific recommendations.

The bulk capacitance values in Figure 1(a) $\left(\mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}\right.$, $\mathrm{C}_{\text {OUT }}=4.7 \mu \mathrm{~F}$ ) are tailored to mobile phone applications, in which the output voltage is expected to slew quickly according to the needs of the power amplifier. Holding the output capacitor to $4.7 \mu \mathrm{~F}$ facilitates rapid charging and discharging. When the output voltage descends quickly in forced continuous mode, the LTC3403 will actually pull current from the output until the command from $V_{\text {REF }}$ is satisfied. On alternate half cyles, this current actually exits the $\mathrm{V}_{\text {IN }}$ terminal, potentially causing a rise in $\mathrm{V}_{\text {IN }}$ and forcing current into the battery. To prevent deterioration of the battery, use sufficient bulk capacitance with low ESR; at least $10 \mu \mathrm{~F}$ is recommended.

## APPLICATIONS INFORMATION

## Using Ceramic Input and Output Capacitors

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. Because the LTC3403's control loop does not depend on the output capacitor's ESR for stable operation, ceramic capacitors can be used freely to achieve very low output ripple and small circuit size.

However, care must be taken when ceramic capacitors are used at the input and the output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, $\mathrm{V}_{\mathrm{IN}}$. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at $\mathrm{V}_{\text {IN }}$ large enough to damage the part.
When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size. Ceramic capacitors of Y 5 V material are not recommended because normal operating voltages cause their bulk capacitance to become much less than the nominal value.

## Programming the Output Voltage With a DAC

The output voltage can be dynamically programmed to any voltage from 0.3 V to 3.5 V with an external DAC driving the REF pin. When the output is commanded low, the output voltage descends quickly in forced continuous mode pulling current from the output and transferring it to the input. If the input is not connected to a low impedance source capable of absorbing the energy, the input voltage could rise above the absolute maximum voltage of the part and get damaged. The faster $\mathrm{V}_{\text {OUT }}$ is commanded low, the higher is the voltage spike at the input. For best results, ramp the REF pin from high to low as slow as the application will allow. Avoid abrupt changes in voltage of $>0.2 \mathrm{~V} / \mu \mathrm{s}$. If ramp control is unavailable, an RC filter with a time constant of $10 \mu \mathrm{~s}$ can be inserted between the REF pin and the DAC as shown in Figure 3.


Figure 3. Filtering the REF Pin

## Efficiency Considerations

The efficiency of a switching regulator is equal to the output power divided by the input power times $100 \%$. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Efficiency can be expressed as:

$$
\text { Efficiency }=100 \%-(L 1+L 2+L 3+\ldots)
$$

where L1, L2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the circuit produce losses, two main sources usually account for most of the losses in LTC3403 circuits: $\mathrm{V}_{\text {IN }}$ quiescent current and $\mathrm{I}^{2} \mathrm{R}$ losses. The $\mathrm{V}_{\text {IN }}$ quiescent current loss dominates the efficiency loss at very low load currents whereas the $I^{2} R$ loss dominates the efficiency loss at medium to high load currents. In a typical efficiency plot, the efficiency curve at very low load currents can be misleading since the actual power lost is of little consequence as illustrated in Figure 4.


3406 F04

Figure 4. Power Lost vs Load Current

## APPLICATIONS InFORMATION

1. The $\bigvee_{I N}$ quiescent current consists of two components: the $D C$ bias current as given in the electrical characteristics and the internal main switch and synchronous switch gate charge currents. The gate charge current results from switching the gate capacitance of the internal power MOSFET switches. Each time the gate is switched from high to low to high again, a packet of charge, dQ, moves from $V_{\text {IN }}$ to ground. The resulting $\mathrm{dQ} / \mathrm{dt}$ is typically larger than the DC bias current. In continuous mode, $\mathrm{I}_{\mathrm{GATECHG}}=$ $f\left(Q_{T}+Q_{B}\right)$, where $Q_{T}$ and $Q_{B}$ are the gate charges of the internal top and bottom switches. Both the DC bias and gate charge losses are proportional to $\mathrm{V}_{\mathrm{IN}}$, thus, their effects will be more pronounced at higher supply voltages. (The gate charge of the bypass FET is, of course, negligible because it is infrequently cycled.)
2. $I^{2} R$ losses are calculated from the resistances of the internal switches, $\mathrm{R}_{\mathrm{SW}}$, and external inductor $\mathrm{R}_{\mathrm{L}}$. In continuous mode, the average output current flowing through inductor $L$ is "chopped" between the main switch and the synchronous switch. Thus, the series resistance looking into the SW pin is a function of both top and bottom MOSFET $R_{D S(O N)}$ and the duty cycle (DC) as follows:

$$
R_{S W}=\left(R_{D S(O N) T O P)}(D C)+\left(R_{D S(O N) B O T}\right)(1-D C)\right.
$$

The $R_{D S(O N)}$ for both the top and bottom MOSFETs can be obtained from the Typical Performance Charateristics curves. Hence, to obtain $I^{2} R$ losses, simply add $R_{S W}$ to $R_{L}$ and multiply the result by the square of the average output current.

Other losses including $\mathrm{C}_{\mathrm{IN}}$ and $\mathrm{C}_{0 \text { UT }}$ ESR dissipative losses and inductor core losses generally account for less than 2\% total additional loss.

## Thermal Considerations

In most applications the LTC3403 does not dissipate much heat due to its high efficiency. But, in applications where the LTC3403 is running at high ambient temperature with low supply voltage and high duty cycles, such as in dropout, the heat dissipated may exceed the maximum junction temperature of the part. If the junction temperature reaches approximately $150^{\circ} \mathrm{C}$, both power switches will be turned off and the SW node will become high impedance.

To prevent the LTC3403 from exceeding the maximum junction temperature, the user will need to do some thermal analysis. The goal of the thermal analysis is to determine whether the power dissipated exceeds the maximum junction temperature of the part. The temperature rise is given by:

$$
T_{\mathrm{R}}=(\mathrm{PD})\left(\theta_{\mathrm{JA}}\right)
$$

where PD is the power dissipated by the regulator and $\theta_{\mathrm{JA}}$ is the thermal resistance from the junction of the die to the ambient temperature.

The junction temperature, $T_{J}$, is given by:

$$
T_{J}=T_{A}+T_{R}
$$

where $T_{A}$ is the ambient temperature.
As an example, consider the LTC3403 in dropout at an input voltage of 2.7 V , a load current of $600 \mathrm{~mA}\left(0.9 \mathrm{~V} \leq \mathrm{V}_{\text {REF }}\right.$ $<1.2 \mathrm{~V}$ ) and an ambient temperature of $70^{\circ} \mathrm{C}$. With $\mathrm{V}_{\text {REF }}<$ 1.2 V , the entire 600 mA flows through the main P -channel FET. From the typical performance graph of switch resistance, the $\mathrm{R}_{\mathrm{DS}(0 \mathrm{O})}$ of the P -channel switch at $70^{\circ} \mathrm{C}$ is approximately $0.52 \Omega$. Therefore, power dissipated by the part is:

$$
P D=\left(l_{L O A D}^{2}\right) \cdot R_{D S(O N)}=187.2 \mathrm{~mW}
$$

For the 8 L DFN package, the $\theta_{\mathrm{JA}}$ is $43^{\circ} \mathrm{C} / \mathrm{W}$. Thus, the junction temperature of the regulator is:

$$
\mathrm{T}_{J}=70^{\circ} \mathrm{C}+(0.1872)(43)=78^{\circ} \mathrm{C}
$$

which is below the maximum junction temperature of $125^{\circ} \mathrm{C}$.

Modifying this example, suppose that $\mathrm{V}_{\text {REF }}$ is raised to 1.2 V or higher. This turns on the bypass P-channel FET as well as the main P -channel FET. Assume that the inductor's DC resistance is $0.1 \Omega$, the $R_{D S(O N)}$ of the main P-channel switch is $0.52 \Omega$, and the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the bypass P -channel switch is $0.21 \Omega$. The current through the P -channel switch and the inductor will be 152 mA , causing power dissipation of $(0.152 \mathrm{~A})^{2} \cdot 0.62 \Omega=14.3 \mathrm{~mW}$. The bypass FET will dissipate $(0.448 \mathrm{~A})^{2} \cdot 0.21 \Omega=42.5 \mathrm{~mW}$. Thus, $\mathrm{T}_{j}=70^{\circ} \mathrm{C}+$ $(0.0143+0.0425)(43)=72.4^{\circ} \mathrm{C}$.

## APPLICATIONS INFORMATION

Reductions in power dissipation occur at higher supply voltages, where the junction temperature is lower due to reduced switch resistance ( $\left.\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}\right)$. Further reductions may be achieved using an external bypass FET (Figure 5), which operates in parallel with the network described above.

## Checking Transient Response

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When a load step occurs, Vout immediately shifts by an amount equal to (lload •ESR), where ESR is the effective series resistance of $\mathrm{C}_{\text {OUT }}$. I LOAD also begins to charge or discharge $\mathrm{C}_{0 U T}$, which generates a feedback error signal. The regulator loop then acts to return $\mathrm{V}_{\text {OUT }}$ to its steady state value. During this recovery time $\mathrm{V}_{\text {OUT }}$ can be monitored for overshoot or ringing that would indicate a stability problem. For a detailed explanation of switching control loop theory, see Application Note 76.
A second, more severe transient is caused by switching in loads with large ( $>1 \mu \mathrm{~F}$ ) supply bypass capacitors. The discharged bypass capacitors are effectively put in parallel with $\mathrm{C}_{\text {OUT }}$, causing a rapid drop in $\mathrm{V}_{\text {OUT }}$. No regulator can deliver enough current to prevent this problem if the load switch resistance is low and it is driven quickly. The only solution is to limit the rise time of the switch drive so that the load rise time is limited to approximately ( $25 \cdot \mathrm{C}_{\text {LOAD }}$ ). Thus, a $10 \mu \mathrm{~F}$ capacitor charging to 3.3 V would require a $250 \mu \mathrm{~s}$ rise time, limiting the charging current to about 130 mA .

## APPLICATIONS INFORMATION

## PC Board Layout Checklist

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC3403. These items are also illustrated graphically in Figures 6 and 7. Check the following in your layout:

1. The power traces, consisting of the GND trace, the SW trace and the $\mathrm{V}_{\text {IN }}$ trace should be kept short, direct and wide.
2. Does the (+) plate of $\mathrm{C}_{\text {IN }}$ connect to $\mathrm{V}_{\text {IN }}$ as closely as possible? This capacitor provides the AC drive to the internal power MOSFETs.
3. Keep the $(-)$ plates of $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{0 \cup T}$ as close as possible.

## Design Example

As a design example, assume the LTC3403 is used in a single lithium-ion battery-powered cellular phone application. The $\mathrm{V}_{\text {IN }}$ will be operating from a maximum of 4.2 V down to about 2.7 V . The load current requirement is a


Figure 7. Suggested Layout
maximum of 0.6 A but most of the time it will be in standby mode, requiring only 2 mA . Efficiency at both low and high load currents is important. Output voltage is 2.5 V . With this information we can calculate $L$ using Equation (1),

$$
\begin{equation*}
L=\frac{1}{(f)\left(\Delta L_{L}\right)} V_{\text {OUT }}\left(1-\frac{V_{\text {OUT }}}{V_{\text {IN }}}\right) \tag{2}
\end{equation*}
$$

Substituting $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=4.2 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=240 \mathrm{~mA}$ and $\mathrm{f}=1.5 \mathrm{MHz}$ in Equation (2) gives:

$$
\mathrm{L}=\frac{2.5 \mathrm{~V}}{1.5 \mathrm{MHz}(240 \mathrm{~mA})}\left(1-\frac{2.5 \mathrm{~V}}{4.2 \mathrm{~V}}\right)=2.81 \mu \mathrm{H}
$$

A $2.2 \mu \mathrm{H}$ inductor works well for this application. For best efficiency choose a 720 mA or greater inductor with less than $0.2 \Omega$ series resistance.
$\mathrm{C}_{\text {IN }}$ will require an RMS current rating of at least $0.3 \mathrm{~A} \cong$ $\operatorname{LOAD}(\mathrm{MAX}) / 2$ at temperature and $\mathrm{C}_{0}$ ut will require an ESR of less than $0.25 \Omega$. In most cases, a ceramic capacitor will satisfy this requirement.


Figure 8

PACKAGE DESCRIPTION
DD Package
8-Lead Plastic DFN ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1698)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS


NOTE:

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WEED-1)
2. ALL DIMENSIONS ARE IN MILLIMETERS
3. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
4. EXPOSED PAD SHALL BE SOLDER PLATED

) -

## TYPICAL APPLICATION

High Efficiency Step-Down Converter with External Bypass MOSFET


* MURATA LQH3C2R4M74
**TAIYO YUDEN JMK212BJ475MG
${ }^{\dagger}$ TAIYO YUDEN JMK212BJ106MN


## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LT1932 | Constant Current, 1.2MHz, High Efficiency White LED Boost Regulator | Up to 8 White LEDs, $\mathrm{V}_{\text {IN: }}$ : 1 V to 10 V , $\mathrm{V}_{\text {OUT(MAX) }}$ : 34 V , I : 1.2 mA , $I_{s D}:<1 \mu \mathrm{~A}$, ThinSOT ${ }^{\text {TM }}$ Package |
| LT1937 | Constant Current, 1.2MHz, High Efficiency White LED Boost Regulator | Up to 4 White LEDs, $\mathrm{V}_{\text {IN: }}: 2.5 \mathrm{~V}$ to 10 V , $\mathrm{V}_{\text {OUT(MAX) }}: 34 \mathrm{~V}$, $\mathrm{I}: ~ 1.9 \mathrm{~mA}$, $\mathrm{I}_{\text {SD }}:<1 \mu \mathrm{~A}$, ThinSOT, SC70 Packages |
| LTC3200/LTC3200-5 | Low Noise, 2MHz, Regulated Charge Pump White LED Driver | Up to 6 White LEDs, $\mathrm{V}_{\mathrm{IN}}$ : 2.7 V to $4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 8 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{SD}}:<1 \mu \mathrm{~A}, \mathrm{MSOP} /$ ThinSOT Packages |
| LTC3250-1.5 | 250mA, 1.5MHz, High Efficiency Step Down Charge Pump | Up to $88 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}: 3.1 \mathrm{~V}$ to 5.5 V , $\mathrm{V}_{\text {OUT: }} 1.5 \mathrm{~V}$, $\mathrm{I}_{\mathrm{Q}}: 35 \mathrm{\mu A}$, $\mathrm{I}_{\text {SD }}:<1 \mu \mathrm{~A}$, ThinSOT Package |
| LTC3251/LTC3251-1.5 | 500mA,Spread Spectrum, High Efficiency Step Down Charge Pump | Up to $88 \%$ Efficiency, $\mathrm{V}_{\text {IN }}$ : 2.7 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT: }}: 0.9 \mathrm{~V}$ to $1.6 \mathrm{~V}, 1.5 \mathrm{~V}$; $\mathrm{I}_{\mathrm{Q}}: 8 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}:<1 \mu \mathrm{~A}, \mathrm{MS}$ Package |
| LTC3252 | Dual $250 \mathrm{~mA} /$ Channel,Spread Spectrum, High Efficiency Step Down Charge Pump | Up to $88 \%$ Efficiency, $\mathrm{V}_{\text {IN }}$ : 2.7 V to 5.5 V , $\mathrm{V}_{\text {OUT: }}: 0.9 \mathrm{~V}$ to 1.6 V , $\mathrm{I}_{\mathrm{Q}}: 60 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}:<1 \mu \mathrm{~A}, \mathrm{DFN}-12$ Package |
| LTC3405/LTC3405A | 300 mA (Iout), 1.5MHz, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}: 2.7 \mathrm{~V}$ to $6 \mathrm{~V}, \mathrm{~V}_{\text {Out(min) }}: 0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 20 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}:<1 \mu \mathrm{~A}$, ThinSOT Package |
| LTC3406/LTC3406B | 600 mA (IOut), 1.5MHz, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}: 2.5 \mathrm{~V}$ to 5.5 V , $\mathrm{V}_{\text {OUT(MII) }}$ : 0.6 V , $\mathrm{IQ}: ~ 20 \mu \mathrm{~A}$, $\mathrm{I}_{\text {SD }}:<1 \mu \mathrm{~A}$, ThinSOT Package |
| LTC3440 | 600 mA (Iout), 2MHz, Synchronous Buck-Boost DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}: 2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {Out }}: 2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 25 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}:<1 \mu \mathrm{~A}$, MSOP Package |
| LTC3441 | 1A (Iout), 1MHz, Synchronous Buck-Boost DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 2.4 V to 5.5 V , $\mathrm{V}_{\text {out: }}$ : 1.5 V to 5.25 V , $\mathrm{I}_{\mathrm{Q}}: 25 \mu \mathrm{~A}$, $I_{\mathrm{SD}}:<1 \mu \mathrm{~A}$, DFN-12 Package |
| LT3465/LT3465A | Constant Current, 1.2MHz/2.7MHz, High Efficiency White LED Boost Regulator with Integrated Schottky Diode | Up to 6 White LEDs, $\mathrm{V}_{\text {IN: }}: 2.7 \mathrm{~V}$ to $16 \mathrm{~V}, \mathrm{~V}_{\text {OUt(Max) }}: 30 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 2 \mathrm{~mA}$, $I_{S D}:<1 \mu A$, ThinSOT Package |

ThinSOT is a trademark of Linear Technology Corporation.

